

## A 5-GHz energy-efficient tunable pulse generator for ultra-wideband applications using a variable attenuator for pulse shaping

Ahmed M. El-Gabaly\*<sup>†</sup> and Carlos E. Saavedra

*Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada*

### SUMMARY

A new energy-efficient tunable pulse generator is presented in this paper using 0.13- $\mu\text{m}$  CMOS technology for short-range high-data-rate 3.1–10.6 GHz ultra-wideband applications. A ring oscillator consisting of current-starved CMOS inverters is quickly switched on and off for the duration of the pulse, and the amplitude envelope is shaped with a variable passive CMOS attenuator. The variable passive attenuator is controlled using an impulse that is created by a low-power glitch generator (CMOS NOR gate). The glitch generator combines the falling edge of the clock and its delayed inverse, allowing the duration of the impulse to be changed over a wide range (500–900 ps) by varying the delay between the edges. The pulses generated with this technique can provide a sharp frequency roll off with high out-of-band rejection to help meet the Federal Communications Commission mask. The entire circuit operates in switched mode with a low average power consumption of less than 3.8 mW at 910 MHz pulse repetition frequency or below 4.2 pJ of energy per pulse. It occupies a total area of  $725 \times 600 \mu\text{m}^2$  including bonding pads and decoupling capacitors, and the active circuit area is only  $360 \times 200 \mu\text{m}^2$ . Copyright © 2011 John Wiley & Sons, Ltd.

Received 31 August 2010; Revised 11 December 2010; Accepted 22 May 2011

KEY WORDS: ultra-wideband; pulse generator; CMOS integrated circuits; Radio Frequency (RF) analog circuits; impulse radio

### 1. INTRODUCTION

Ultra-wideband (UWB) systems, which are regulated by the Federal Communications Commission (FCC) for commercial use in the 3.1- to 10.6-GHz frequency band, are promising for short-range wireless data communication, imaging, and high-precision ranging applications. Impulse UWB technology using short duration impulses has drawn much attention from researchers and industry as it potentially offers several advantages, including high data rates, low power and complexity, reduced multipath fading, high time and range resolution, and low probability of undesired detection and interception. Energy-efficient and low-cost impulse UWB transceivers [1, 2] are attractive for wireless communication and biomedical applications such as wireless personal area networks [3–9], interchip communications [10–13], and UWB biotelemetry [14–16]. Sub-nanosecond pulse generation is a critical function in pulsed UWB transceivers, posing some serious challenges in circuit design. In addition to the wide bandwidth required, low power and low complexity (for low cost) are necessary. A pulse generator should also be tunable for different pulse shapes and spectra to handle process variations, regulatory differences, and changes in the channel or antenna characteristics.

\*Correspondence to: Ahmed M. El-Gabaly, Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada.

<sup>†</sup> E-mail: ahmed.elgabaly@ece.queensu.ca

Traditional UWB pulse generators have used some specific components such as step recovery diodes [17–20], which are difficult to integrate in standard CMOS and suffer from limited tunability. Other pulse generators form an impulse at baseband and then upconvert it to the target frequency band as in narrow-band carrier-based systems [21–24]. These tend to be quite complex and power hungry because of the use of continuously running local oscillators and/or mixers. Switched or gated local oscillators have been investigated to reduce circuit complexity and power consumption [25–27]. However, the oscillator turn-on and stabilization time can be relatively long, limiting the energy efficiency, pulse width, and pulse repetition frequency (PRF). In addition, there is little control over the start-up and turn-off transients, and the output pulse shape cannot be readily tuned. Direct (carrier-less) UWB pulse generators have also been demonstrated using exponential and/or differentiating circuits and filters [3, 7, 9–15, 28, 29]. They typically use large passive devices and/or provide only one specific pulse shape that cannot be tuned. Furthermore, fast digital-to-analog converters have been used for direct UWB waveform synthesis and can provide high resolution and tunability [30, 31]. However, high sampling and data rates are typically required (e.g., 20 and 120 Gb/s, respectively [30]), which results in high power and circuit complexity. Finally, distributed waveform generators have been reported using digital delay lines, edge combiners, and/or transmission lines [4, 6, 8, 16, 32–34]. Nevertheless, their distributed nature typically leads to a large area and power consumption.

In this paper, a new energy-efficient tunable pulse generator is presented in 0.13- $\mu\text{m}$  CMOS for short-range high-data-rate 3.1- to 10.6-GHz UWB applications. A ring oscillator consisting of current-starved CMOS inverters is quickly switched on and off over the duration of the pulse, and the output amplitude is shaped using a variable passive attenuator. The variable passive attenuator consumes zero DC power and has a wide bandwidth. It is controlled using an impulse, which is created by a low-power glitch generator (CMOS NOR gate). The glitch generator combines the falling edge of the clock signal and its delayed inverse to form the impulse. This allows the duration of the pulse to be changed over a wide range (500–900 ps) by simply varying the delay between the edges. The generated pulses can provide a sharp frequency roll off with high out-of-band rejection, which is beneficial in satisfying the FCC spectrum limits. The entire circuit operates in switched mode with zero static current for a low average power consumption of less than 3.8 mW at 910 MHz PRF or below 4.2 pJ of energy per pulse. It occupies a total area of  $725 \times 600 \mu\text{m}^2$  including bonding pads and decoupling capacitors, and the active circuit area is only  $360 \times 200 \mu\text{m}^2$ .

## 2. CIRCUIT ARCHITECTURE AND DESIGN

A block diagram of the UWB pulse generator is shown in Figure 1(a). It mainly consists of a current-starved ring oscillator, a glitch generator, and a variable attenuator. An inverter chain first sharpens the rising/falling edge of the clock signal, which is used to turn the ring oscillator on and off. The clock signal is then split into two branches in the glitch generator, one of which is delayed and inverted with respect to the other. A NOR gate combines the falling and rising edges of these signals to form an impulse, whose duration can be tuned over a wide range by varying the delay between the edges. This impulse controls the variable attenuator to shape the amplitude envelope of the ring oscillator's signal and form the desired UWB pulse at the output. Note that the pulse generator can support on–off keying modulation and pulse position modulation by directly modulating the input clock signal with the baseband digital data. Figure 1(b) shows the complete circuit schematic.

### 2.1. Current-starved ring oscillator

The ring oscillator [2, 11, 12, 22, 35, 36] has a very short start-up time because of its low quality factor, which is important for low-power high-data-rate UWB applications. However, the oscillation frequency can be limited by power consumption and CMOS technology. In this work, three current-starved CMOS inverters are cascaded in a ring or loop as shown in Figure 1 to




Figure 1. Proposed UWB pulse generator: (a) block diagram and (b) circuit schematic.

produce an oscillating waveform with a fixed frequency when the series NMOS and PMOS devices ( $M_{SWN}$  and  $M_{SWP}$  in Figure 1(b)) are switched on by the clock signals. To compensate for the lower mobility of holes and generate a symmetric waveform with equal rise and fall times, PMOS devices ( $M_{IVP}$  and  $M_{SWP}$ ) are made larger than NMOS devices ( $M_{IVN}$  and  $M_{SWN}$ ) such that their effective on-resistance is approximately equal to that of the NMOS devices. The equivalent on-resistance of the NMOS and PMOS devices ( $R_{eqn}$  and  $R_{eqp}$ ) is given by [37]:

$$R_{\text{eqn}} \propto \frac{1}{I_{\text{dsatn}}}, R_{\text{eqp}} \propto \frac{1}{I_{\text{dsatp}}}, \quad (1)$$

where

$$I_{\text{dsatn}} = \frac{\mu_n C_{\text{oxn}} W_n}{2 L} (V_{\text{dd}} - V_{\text{tn}})^2 \frac{1}{1 + \frac{(V_{\text{dd}} - V_{\text{tn}})}{L E_{\text{satn}}}}, \quad (2a)$$

$$I_{\text{dsatp}} = \frac{\mu_p C_{\text{oxp}} W_p}{2 L} (V_{\text{dd}} - |V_{\text{tp}}|)^2 \frac{1}{1 + \frac{(V_{\text{dd}} - |V_{\text{tp}}|)}{L E_{\text{satp}}}}. \quad (2b)$$

$I_{\text{dsatn}}$  and  $I_{\text{dsatp}}$  are the drain currents through the NMOS and PMOS devices, respectively, under velocity saturation.  $\mu_n$  and  $\mu_p$  are the electron and hole mobilities,  $C_{\text{oxn}}$  and  $C_{\text{oxp}}$  are the gate oxide capacitances per unit area,  $W_n$  and  $W_p$  are the device widths,  $L$  is the gate length,  $E_{\text{satn}}$  and  $E_{\text{satp}}$  are the saturation electric fields, and  $V_{\text{tn}}$  and  $V_{\text{tp}}$  are the threshold voltages. For the 0.13- $\mu\text{m}$  CMOS technology used,  $\mu_n = 5.27 \times 10^{-2} \text{ m}^2 \text{ V/s}$ ,  $\mu_p = 0.89 \times 10^{-2} \text{ m}^2 \text{ V/s}$ ,  $C_{\text{oxn}} = 1.16 \times 10^{-2} \text{ F/m}^2$ ,  $C_{\text{oxp}} = 1.08 \times 10^{-2} \text{ F/m}^2$ ,  $L = 120 \text{ nm}$ ,  $E_{\text{satn}} = 3.27 \times 10^6 \text{ V/m}$ ,  $E_{\text{satp}} = 1.39 \times 10^7 \text{ V/m}$ ,  $V_{\text{tn}} = 0.43 \text{ V}$ , and  $V_{\text{tp}} = -0.43 \text{ V}$ . Therefore, from Equation (2), the saturation drain current through the NMOS and PMOS devices ( $I_{\text{dsatn}}$  and  $I_{\text{dsatp}}$ ) are approximately equal if

$$W_p = 3.12 W_n \approx 3 W_n, \quad (3)$$

at which point,

$$R_{\text{eqn}} \approx R_{\text{eqp}}. \quad (4)$$

The oscillation time  $T$  and frequency  $f$  are set by the propagation delay  $t_p$  through an inverter:  $T = 2Nt_p = 6t_p$ ,  $f = 1/T = 1/6t_p$ . The inverter delay can be minimized by careful design to maximize the oscillation frequency without consuming excessive power. The series connection of the switching and inverter devices ( $M_{\text{SW}}$  and  $M_{\text{IV}}$  in Figure 1(b)) can be viewed as a distributed resistor–capacitor (RC) network, consisting of the transistors' equivalent on-resistance ( $R_{\text{sw}}$  and  $R_{\text{iv}}$ ) and the internal and output node capacitances ( $C_{\text{int}}$  and  $C_{\text{out}}$ ), as illustrated in Figure 2. It is important to note that the NMOS and PMOS device widths are ratioed




Figure 2. Current-starved inverter cell: (a) inverter schematic, (b) state in the low-to-high transition, (c) state in the high-to-low transition, and (d) equivalent resistor–capacitor network.

( $W_{\text{swp}}=3W_{\text{swn}}$ ,  $W_{\text{ivp}}=3W_{\text{ivn}}$ ) for equal on-resistance to yield a symmetric output waveform with equal rise and fall times. The RC network shown in Figure 2 can be used to represent the NMOS half and the PMOS half of the inverter during the high-to-low and low-to-high output transition, respectively. The time constant  $\tau$  associated with the output transitions can also be approximated as follows [38]:

$$\tau \approx R_{\text{sw}}C_{\text{int}} + R_{\text{sw}}C_{\text{out}} + R_{\text{iv}}C_{\text{out}} \quad (5)$$

Because the on-resistance ( $R_{\text{sw}}$ ) of the switching device and the output capacitance ( $C_{\text{out}}$ ) each appear in two of the terms and thus dominate the delay, the width of the switching device should be made as large as possible (limited by power constraints), whereas that of the inverter device should be made relatively small for an oscillation frequency in the 5-GHz range.

A more detailed analysis of the ring oscillator was performed to arrive at the optimum inverter device sizes that lead to the maximum oscillation frequency for the chosen switching device sizes of  $W_{\text{swn}}=24\mu\text{m}$  and  $W_{\text{swp}}=72\mu\text{m}$ . Two of the small-signal models shown in Figure 3(a) are used to represent each inverter, one for the NMOS half and another for the PMOS half. The models include the parasitic capacitances ( $C_{\text{gsiv}}$ ,  $C_{\text{gddiv}}$ ,  $C_{\text{dbiv}}$ ,  $C_{\text{sbiv}}$ ,  $C_{\text{gdsw}}$ ,  $C_{\text{dbsw}}$ ), transconductance ( $g_{\text{miv}}$ ), and output resistances ( $R_{\text{oiv}}$ ,  $R_{\text{osw}}$ ) of the devices. The parasitics and transconductance are calculated by assuming that the inverter and switching devices are operating in velocity saturation and triode, respectively. The  $Y$ -parameters ( $Y_{11}$ ,  $Y_{12}$ ,  $Y_{21}$ ,  $Y_{22}$ ) shown in Figure 3(b) for the small-signal model are given by

$$Y_{11} = \frac{Y_{\text{gs}}(Y_{\text{ds}} + Y_{\text{s}})}{Y_{\text{s}} + Y_{\text{gs}} + G_{\text{m}} + Y_{\text{ds}}} + Y_{\text{gd}} \quad (6a)$$

$$Y_{12} = \frac{-Y_{\text{gs}}Y_{\text{ds}}}{Y_{\text{s}} + Y_{\text{gs}} + G_{\text{m}} + Y_{\text{ds}}} - Y_{\text{gd}} \quad (6b)$$

$$Y_{21} = \frac{G_{\text{m}}Y_{\text{s}} - Y_{\text{gs}}Y_{\text{ds}}}{Y_{\text{s}} + Y_{\text{gs}} + G_{\text{m}} + Y_{\text{ds}}} - Y_{\text{gd}} \quad (6c)$$

$$Y_{22} = Y_{\text{db}} + \frac{Y_{\text{ds}}(Y_{\text{gs}} + Y_{\text{s}})}{Y_{\text{s}} + Y_{\text{gs}} + G_{\text{m}} + Y_{\text{ds}}} + Y_{\text{gd}} \quad (6d)$$





Figure 3. Inverter cell modeling and analysis: (a) small-signal model for the PMOS or NMOS half with parasitic capacitances and output resistances, and (b) equivalent  $Y$ -parameter network.

and the admittances ( $Y_s, Y_{gs}, Y_{gd}, Y_{ds}, Y_{db}$ ) and transconductance  $G_m$  are

$$Y_s = \frac{1}{R_{osw}} + j\omega(C_{gdsw} + C_{dbsw} + C_{sbiv}) \tag{7a}$$

$$Y_{gs} = j\omega C_{gsiv}, \quad Y_{gd} = j\omega C_{gdv} \tag{7b}$$

$$Y_{ds} = \frac{1}{R_{oiv}}, \quad Y_{db} = j\omega C_{dbiv} \tag{7c}$$

$$G_m = g_{miv} = \frac{\mu C_{ox} W}{2 L} [V_{ov} || LE_{sat}] \frac{V_{ov} + 2LE_{sat}}{V_{ov} + LE_{sat}} \tag{7d}$$

where the overdrive voltage  $V_{ov}$  is  $V_m - V_t$ .  $V_m$  is the switching threshold of the inverter, which is approximately  $V_{dd}/2$ , because the PMOS and NMOS device widths are ratioed ( $W_{swp}=3W_{swn}, W_{ivp}=3W_{ivn}$ ) for asymmetrical voltage transfer characteristic.

The equivalent  $Y$ -parameter model for the inverter can be calculated by adding the  $Y$ -parameters computed for the NMOS and PMOS circuits, because they are connected in parallel between the input and output nodes. The complete ring oscillator can then be analyzed by cascading three of these  $Y$ -parameter models in a positive feedback loop as shown in Figure 4. Performing Kirchhoff's Current Law (KCL) at nodes  $V_2$  and  $V_3$  and solving for the voltage gain per stage ( $A_v = V_2/V_1$ , etc) gives

$$A_v = \frac{Y_{12}^2 - Y_{21}(Y_{22} + Y_{11})}{(Y_{22} + Y_{11})^2 - Y_{12}Y_{21}} \tag{8}$$

The zero-loop-phase condition of the Barkhausen's criterion for oscillation can thus be met if

$$\angle A_v = \angle \left[ \frac{Y_{12}^2 - Y_{21}(Y_{22} + Y_{11})}{(Y_{22} + Y_{11})^2 - Y_{12}Y_{21}} \right] = 120^\circ \tag{9}$$

Equation (9) yields a relationship between the oscillation frequency ( $\omega$ ) and the inverter device width ( $W_{ivn}$ ). Figure 5(a) shows a plot of the oscillation frequency versus the inverter device width ( $W_{ivn}$ ) that satisfies Equation (6c). Theoretically, the maximum (unloaded) oscillation frequency of the oscillator is 5.94 GHz when the inverter device width is  $6.5\mu m$  as observed in Figure 5(b). Using a wider device does not increase the oscillation frequency and only consumes more power. In simulation, the optimum inverter device size was ultimately found to be slightly below  $6.5$  at  $5\mu m$ .




Figure 4. Ring oscillator model with three inverter  $Y$ -parameter models and positive feedback.




Figure 5. Ring oscillator frequency variation with inverter device width  $W_{inv}$  for chosen switching device width of  $W_{swt}=24\mu\text{m}$ : (a) plot of  $120^\circ$  phase contour and (b) plot of  $120^\circ$  contour more closely shown to depict the optimum device width for the maximum oscillation frequency.

This minimizes the delay to less than 28.5ps for a maximum (unloaded) oscillation frequency of 5.88 GHz. Note that this analysis and optimization of the inverter device width was repeated for a range of switching device sizes. Using a switching device width smaller than  $W_{swt}=24\mu\text{m}$  can only generate a lower oscillation frequency, whereas using a larger device width can generate the desired oscillation frequency but at the cost of increased power consumption.

## 2.2. Glitch generator

The sub-nanosecond glitch generator [39–42] shown in Figure 1 is an important component in creating the wideband signal having the required duration and shape. The pulse produced must be sharp and narrow enough (sub-nanosecond duration) to ensure high bandwidth. At the same time, it should be tunable to allow for longer durations and lower bandwidths. The main block in the glitch generator is the CMOS NOR gate shown in Figure 1(b). The output of this gate is high only if both inputs are low. An impulse can be created in a glitch fashion by feeding the gate with a clock falling edge along with its delayed inverse ( $A$  and  $B$  in Figure 1). The short duration where both signals are low causes the NOR gate's output ( $V_{CTRL}$ ) to be temporarily pulled high, thus generating the pulse (Figure 1). This period also specifies the duration of the pulse. The delayed, inverted signal is realized using three cascaded current-starved CMOS inverters similar to those in the ring oscillator, as shown in Figure 1.

This allows for the delay and thus the pulse duration to be varied by changing the gate voltage of the series devices. In addition, series devices are also added to the NOR gate ( $M_{S1}$ ,  $M_{S2}$ , and  $M_{S3}$  in Figure 1(b)) to control the (dis)charging current and thus tune the rise/fall times (slopes) of the output pulse for a high out-of-band rejection.

The performance of the NOR gate can be optimized to maximize the pulse bandwidth. The PMOS ( $M_{S3}$ ,  $M_{S4}$ , and  $M_{S3}$ ) and NMOS ( $M_1$ ,  $M_2$ ,  $M_3$ , and  $M_{S2}$ ) devices are sized such that the pull-up and pull-down equivalent path resistances are roughly equal for a symmetric output pulse with equal rise and fall times. Furthermore, the pull-up ( $M_3$ ,  $M_4$ , and  $M_3$ ) and pull-down ( $M_1$ ,  $M_2$ ,  $M_{S1}$ , and  $M_{S2}$ ) series devices are progressively sized to minimize the RC time constants (Equation (5)) and maximize the pulse bandwidth. The performance of the NOR gate also depends on input ordering. The critical input signal, that is, the last signal that undergoes a transition and switches the output, should be connected to the transistor closest to the output of the gate. The delayed rising edge ( $B$ ) that signals the end of the pulse is the most critical and is thus connected to the PMOS device  $M_3$  at the output. As soon as the rising edge arrives,  $M_3$  turns off and the pull-down NMOS devices  $M_1$ ,  $M_2$ ,  $M_{S1}$ , and  $M_{S2}$  need to discharge only the output ( $V_{CTRL}$ ) node capacitance. This speeds up the high-to-low transition of the output pulse for faster operation. Otherwise  $M_3$  would remain on and both output and internal node capacitances would need to be discharged, slowing down the transition.

The optimum size for each device is determined by extensive simulation. Figure 6 is a comparison between the generated impulse in simulation and the Gaussian pulse given by

$$p(t) = A_p e^{-\left(\frac{t}{\tau}\right)^2} \quad (10)$$

where  $A_p$  is the pulse amplitude, which is the supply voltage  $V_{dd}=1.2V$  in this case, and  $\tau=155ps$  is the pulse width and shape parameter. The shape of the generated impulse is close to that of the Gaussian pulse with a mean squared error of only 1.3% relative to the mean square value of the Gaussian pulse, and the duration of the impulse is about 400ps. Figure 7 shows the simulated glitch generator output as the impulse duration and shape are tuned. It is clear that the pulse can have a duration ranging from about 350 ps to about 800 ps. The pulse peak voltage also remains roughly constant at the supply voltage of  $V_{dd}=1.2V$  for all pulse durations.

### 2.3. Variable attenuator

A variable passive attenuator is used for pulse shaping as opposed to a variable gain amplifier, for instance, because the attenuator consumes zero DC power and has a small footprint, which is particularly useful in low-power, low-cost UWB applications. It also has a wider bandwidth and higher dynamic range with comparable devices. This comes at the cost of insertion loss.




Figure 6. Generated baseband impulse and the Gaussian pulse with an amplitude of 1.2V and time duration of 400ps.






Figure 7. Simulated impulses with varying durations.

A variable resistor-based attenuator can be readily implemented on-chip by using a zero-biased MOSFET, with the resistance and attenuation controlled by the gate voltage. The bandwidth of the attenuator is thus inherently limited by the parasitic capacitances of the MOSFET. To reduce the parasitic capacitance for higher bandwidth, a single series NMOS device  $M_5$  is used as shown in Figure 1(b). The conventional  $\pi$ -network has a higher attenuation range, but two inverted impulse signals are needed to control the series and shunt devices, and the higher parasitic capacitance can diminish the gain in attenuation range at higher frequencies. Furthermore, because the oscillator is switched off after pulse transmission, the required attenuation range for the attenuator is relaxed. As shown in Figure 1(b),  $M_5$  is driven by the pulse  $V_{CTRL}$  produced by the glitch generator. When the impulse voltage level is low (0V), the device  $M_5$  is switched off, blocking the oscillator's signal  $V_{LO}$  from reaching the output  $V_{OUT}$ . When the impulse voltage level is high ( $V_{dd}=1.2V$ ), the signal is passed to the output with minimum loss. This in effect performs the desired envelope shaping as the pulse varies with time. The size of  $M_5$  affects the performance of this circuit considerably, and a device width  $W$  of  $8\mu m$  gives a good trade-off between insertion loss, bandwidth, and attenuation range.

The envelope shaping performed by the variable attenuator can be analyzed by first considering the drain–source current  $I_{ds}$  through the NMOS device  $M_5$ . When the gate control voltage  $V_{ctrl}$  is less than the device threshold voltage  $V_t$ , the device operates in the subthreshold or weak inversion region and the current is given by [37]

$$I_{ds} \approx I_S e^{\frac{V_{ctrl}}{n k T / q}} \left( 1 - e^{\frac{V_{ds}}{k T / q}} \right) \quad (11)$$

where  $I_S$  and  $n$  are empirical fitting parameters with values of 2.4 nA and 1.4, respectively, for the 0.13- $\mu m$  CMOS technology used and the chosen device width  $W$  of  $8\mu m$ . Equation (11) amounts to a relatively small subthreshold current  $I_{ds}$ , yielding a large device resistance compared with the 50- $\Omega$  load. This results in negligible signal transmission from the input to the output, and this mode of operation can thus be ignored.

However, when the gate control voltage  $V_{ctrl}$  exceeds the device threshold voltage  $V_t$ , the device enters the triode region of operation [37]:

$$I_{ds} \approx \frac{\mu C_{ox}}{1 + V_{ds}/LE_{sat}} \frac{W}{L} \left[ (V_{ctrl} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right] \quad (12)$$

Therefore, the resistance  $R_{ds}$  of  $M_5$  is approximately

$$R_{ds} \approx \frac{V_{ds}}{I_{ds}} = \frac{1 + V_{ds}/LE_{sat}}{\mu C_{ox} \frac{W}{L} (V_{ctrl} - V_t - V_{ds}/2)} \quad (13)$$

which is a function of the gate control voltage  $V_{ctrl}$  and the drain–source voltage  $V_{ds}$  across the device

$M_5$ . It varies from  $1/[\mu C_{ox}W/L(V_{ctrl} - V_t)]$  to  $2/[\mu C_{ox}W/L(V_{ctrl} - V_t)]$  as  $V_{ds}$  varies from 0V to the velocity saturation drain-source voltage  $V_{dsat} = (V_{ctrl} - V_t) \parallel LE_{sat}$ . The average resistance of  $M_5$  with respect to  $V_{ds}$  ( $R_{dsavg}$ ) can be found as:




Figure 8. Envelope shaping through variable attenuator: (a) control voltage  $V_{ctrl}(t)$ , (b) amplitude shaping waveform  $T(t)$ , and (c) amplitude shaping in frequency domain  $|T(j\omega)|$ .






Figure 9. Photograph of ultra-wideband pulse generator IC.

$$\begin{aligned}
 R_{dsavg} &= \frac{\int_0^{V_{dsat}} R_{ds} dV_{ds}}{V_{dsat} - 0} \\
 &= \frac{2}{KV_{dsat}} \left( 1 + \frac{2V_{ov}}{LE_{sat}} \right) \ln \left| \frac{2V_{ov}}{2V_{ov} - V_{dsat}} \right| - \frac{2}{KLE_{sat}} \\
 &\approx \frac{1.5}{KV_{ov}}
 \end{aligned} \tag{14}$$


where  $K = \mu C_{ox} W/L$  and  $V_{ov} = V_{ctrl} - V_t$ . The transmission coefficient  $T$  through the variable attenuator can thus be evaluated as



(a)



(b)



(c)

Figure 10. Measured ultra-wideband waveforms at 525MHz pulse repetition frequency with different time durations: (a) long (900ps), (b) moderate (700ps), and (c) short (500ps).

$$T = \frac{Z_0}{R_{\text{dsavg}} + Z_0} = \frac{\mu C_{\text{ox}}(W/L)Z_0(V_{\text{ctrl}} - V_t)}{1.5 + \mu C_{\text{ox}}(W/L)Z_0(V_{\text{ctrl}} - V_t)} \quad (15)$$

where  $Z_0$  is the 50- $\Omega$  load impedance.

The envelope shaping waveform is computed using Equation (15) for the Gaussian pulse given in Equation (10), with  $V_{\text{ctrl}}(t)=p(t)$ , and the chosen device width  $W$  of 8  $\mu\text{m}$ . Figure 8 shows the control voltage  $V_{\text{ctrl}}(t)$ , the amplitude shaping waveform  $T(t)$ , and its Fourier transform  $|T(j\omega)|$ . It is apparent that the envelope shaping waveform  $T(t)$  is different from that of the Gaussian control voltage  $V_{\text{ctrl}}(t)$ , having a shorter duration and sharper edges due to the nonlinearity of the transfer function  $T$  with respect to the control voltage  $V_{\text{ctrl}}$ . Despite this pulse compression effect, the variable attenuator can theoretically provide 22 dB of out-of-band rejection as evident in Figure 8(c). In simulation, the out-of-band rejection is more than 20 dB using the generated impulse shown in Figure 6 for  $V_{\text{ctrl}}$ . The series capacitor  $C_f$  shown in




Figure 11. Measured ultra-wideband waveforms at 910MHz pulse repetition frequency with different time durations: (a) long (600ps), (b) moderate (525ps), and (c) short (500ps).

Figure 1(b) also acts as a high-pass filter and provides additional rejection of low-frequency components. This relaxes the filtering requirements for meeting the FCC mask, especially in the 1- to 1.6-GHz band where tight limits are imposed for GPS.

### 3. MEASUREMENT AND SIMULATION RESULTS

The pulse generator was fabricated in a standard 0.13- $\mu\text{m}$  CMOS process, and a photograph of the Integrated Circuit (IC) is shown in Figure 9. It occupies a die area of  $725 \times 600 \mu\text{m}^2$  including bonding pads, decoupling capacitors, and the chip guard ring (plus chamfer regions), whereas the core circuit area is only  $360 \times 200 \mu\text{m}^2$ . The circuit consumes less than 3.8 mW of average power ( $P_{AVG}$ ) at a PRF of 910 MHz. This gives an energy consumption  $E_p$  of less than 4.2 pJ over the pulse repetition time of 1.1 ns:

$$E_p = P_{AVG} \times PRT = P_{AVG}/PRF = 4.2 \text{ pJ} \quad (16)$$

The UWB pulse generator IC was measured directly on-wafer using 40-GHz coplanar waveguide probes and DC probes. A 60-GHz Tektronix Digital Serial Analyzer (DSA8200) (Tektronix, Inc. Beaverton, OR United States) was used to observe the pulses in the time domain, whereas a 50-GHz Agilent spectrum analyzer (E4448A) (Agilent Technologies, Inc. Santa Clara, CA United States) was used to examine the output power spectrum. The input clock is a periodic sinusoidal signal that is converted on-chip into a digital square wave using the edge sharpening inverters (Figure 1).

Figures 10 and 11 illustrate the generated UWB waveforms at 525 and 910 MHz PRFs, respectively. The pulses have a peak-to-peak voltage amplitude ( $V_{pp}$ ) of about 150 mV and a maximum ringing level of  $-15$  dB, with good symmetry about the 0V (ground) level  $(V_{pk+} + V_{pk-}) / (V_{pk+} - V_{pk-}) \approx 5.5\%$ . The pulse duration can also be tuned over a wide range from about 500 to 900 ps. There is also good agreement between simulated and measured waveforms as observed on the plots.

Figures 12 and 13 show the average power spectrum for the waveforms in Figure 10(c) and Figure 11(c) with a resolution bandwidth of 1 MHz and a frequency span of 10 GHz. The power spectra exhibit well-defined peaks at multiples of the PRF because the output is a periodic (unmodulated) extension of the pulses. Figure 14 shows the pulse power spectra computed from the pulse waveforms in Figure 11 with a frequency resolution of 1 MHz and a span of 10 GHz. It is clear that the  $-10$  dB bandwidth of the pulses varies from about 2 to 3 GHz and that the center frequency is about 4.8 GHz, which corresponds to the ring oscillator's signal frequency. The spectrum roll off is also quite sharp, with more than 25 dB of out-of-band rejection relative to the peak power level. Furthermore, only little attenuation is needed below 3 GHz to ensure compliance with the indoor and/or outdoor FCC masks.

The ring oscillator's oscillation frequency and thus the output pulse center frequency may drift because of changes in process, temperature, and supply voltage. A statistical Monte Carlo simulation




Figure 12. Measured power spectrum at 525 MHz pulse repetition frequency.

of  $N=100$  trials with variations in the process (e.g., device width  $W$ , length  $L$ , and threshold voltage  $V_D$ ) for the output center frequency is shown in Figure 15. It is apparent that the center frequency has a mean of 4.8 GHz and a standard deviation of  $\pm 0.31$  GHz or approximately  $\pm 6\%$ . Simulations of the center frequency as a function of temperature and power supply voltage are also shown in Figure 16. As the temperature changes from 0 to 75 °C at the nominal supply voltage of 1.2 V, the pulse center frequency shows a variation of less than  $\pm 4\%$  (Figure 16(a)). In addition, the pulse center frequency changes by about  $\pm 5\%$  (Figure 16(b)) as the power supply voltage changes by  $\pm 5\%$  (from 1.15 to 1.25 V) at the nominal temperature of 25 °C. These variations should be tolerable because they are relatively small compared with the pulse frequency bandwidth of more than 2 GHz or 40%. The integrated power lost into adjacent channels over a 2-GHz bandwidth would be relatively small, and the receiver would still be able to detect the pulse to a certain extent.

Table I summarizes the proposed pulse generator's performance in comparison with other work that has been reported recently. Although it can be difficult to make fair comparisons when different specifications and technologies are used, it is clear that the proposed circuit achieves a relatively low energy consumption of 4.2 pJ/pulse. It is important to note that the low energy consumption of 2.5 and 9 pJ/pulse reported in Refs [26] and [29] does not include 6 and 3.2 mW of power consumed in the output buffer and MOS current mode logic gates, respectively. The proposed pulse generator is also more efficient than most of the other designs if the total energy consumption per pulse is normalized with respect to the output peak-to-peak voltage.




Figure 13. Measured power spectrum at 910 MHz pulse repetition frequency.




Figure 14. Computed pulse frequency spectrum for the waveforms in Fig. 11.




Figure 15. Statistical Monte Carlo simulation of the oscillator center frequency with process variations.





Figure 16. Variation of the oscillator center frequency with (a) temperature and (b) supply voltage.

Table I. Summary of pulse generator's performance in comparison with other work.

	Technology	Supply (V)	Power (mW)	PRF (MHz)	Energy (pJ/p)	Pulse amplitude	Pulse duration (ns)
[4]	90-nm CMOS	1.0	129	1800	–	220mV	0.53
[7]	0.18- $\mu$ m CMOS	1.8	76	400	–	195mV	<1.0
[8]	0.18- $\mu$ m CMOS	1.8	–	750	2	30mV	0.5
[9]	0.18- $\mu$ m CMOS	1.8	–	500	0.56	–	1.0
[11]	0.18- $\mu$ m CMOS	1.8	12.6	1160	–	123mV	0.28
[13] <sup>a</sup>	90-nm CMOS	1.0	3.0	5000	–	200mV	0.045
[26]	0.35- $\mu$ m SiGe BiCMOS	2.4	2.5 <sup>b</sup>	1000	2.5 <sup>b</sup>	300mV	0.6
[29]	0.13- $\mu$ m CMOS	1.2	3.84	100	9 <sup>c</sup>	1.42V	0.46
[32]	0.18- $\mu$ m CMOS	–	50	1000	50	110mV	0.14–1.0
[33]	0.18- $\mu$ m CMOS	–	–	2500	25	80mV	0.12 to >1.0
This work	0.13- $\mu$ m CMOS	1.2	3.8	910	4.2	150mV	0.5–0.9

<sup>a</sup>Simulation results.

<sup>b</sup>Does not include 6mW of power in output buffer.

<sup>c</sup>Does not include 3.2mW of power in MOS current mode logic gates.

#### 4. CONCLUSIONS

A new energy-efficient tunable pulse generator has been developed in 0.13- $\mu$ m CMOS for high-data-rate 3.1- to 10.6-GHz UWB applications. A current-starved ring oscillator is quickly switched on and off for the pulse duration, and the amplitude envelope is shaped using a variable passive CMOS attenuator. The attenuator is controlled with an impulse, which is created by a low-power, tunable glitch generator (CMOS NOR gate). Several UWB pulses were measured and demonstrated, with the pulse duration varying over a wide range (500–900 ps). The spectrum roll-off is also quite sharp with high out-of-band rejection to help satisfy the FCC mask. The entire circuit operates in switched mode with a low average power consumption of less than 3.8 mW at 910 MHz PRF or below 4.2 pJ of energy per pulse. It occupies a total area of  $725 \times 600 \mu\text{m}^2$ , including bonding pads and decoupling capacitors, and the active circuit area is only  $360 \times 200 \mu\text{m}^2$ .

#### ACKNOWLEDGEMENTS

The authors would like to acknowledge the products and services provided by CMC Microsystems that facilitated this research. They would also like to thank CMC for providing access to test resources through the Advanced Photonic Systems Lab as part of the National Microelectronics and Photonics Testing Collaboratory.

#### REFERENCES

1. Fernandes JR, Wentzloff D. Recent advances in IR-UWB transceivers: an overview. *IEEE International Symposium on Circuits and Systems*, May 2010; 3284–3287.
2. Liu M, Zhang S, Wang S, Zhou R. A fully-integrated CMOS UWB transceiver for ultra-low-power short-range application. *International Journal of Circuit Theory and Applications* July 2011; **39**(7):783–790. DOI: 10.1002/cta.659
3. Medi A, Namgoong W. A high data-rate energy-efficient interference-tolerant fully integrated CMOS frequency channelized UWB transceiver for impulse radio. *IEEE Journal of Solid-State Circuits* April 2008; **43**(4):974–980.
4. Demirkan M, Spencer R. A pulse-based ultra-wideband transmitter in 90-nm CMOS for WPANs. *IEEE Journal of Solid-State Circuits* Dec. 2008; **43**(12):2820–2828.
5. Zheng Y, Wong K-W, Annamalai Asaru M, Shen D, Zhao WH, The YJ, Andrew P, Lin F, Yeoh WG, Singh R. A 0.18  $\mu$ m CMOS dual-band UWB transceiver. *IEEE International Solid-State Circuits Conference*, Feb. 2007; 114–119.
6. Hu J, Zhu Y, Wang S, Wu H. Energy efficient, reconfigurable, distributed pulse generation and detection in UWB impulse radios. *IEEE International Conference on Ultra-Wideband*, Sept. 2009; 773–777.
7. Zheng Y, Tong Y, Ang CW, Xu Y-P, Yeoh WG, Lin F, Singh R. A CMOS carrier-less UWB transceiver for WPAN applications. *IEEE International Solid-State Circuits Conference*, Feb. 2006; 378–387.
8. Kulkarni V, Muqsith M, Niitsu K, Ishikuro H, Kuroda T. A 750Mb/s, 12pJ/b, 6-to-10GHz CMOS IR-UWB transmitter with embedded on-chip antenna. *IEEE Journal of Solid-State Circuits* Feb. 2009; **44**(2):394–403.
9. Sasaki M. A 12-mW 500-Mb/s 0.18- $\mu$ m CMOS pulsed UWB transceiver suitable for sub-meter short-range wireless communication. *IEEE Radio Frequency Integrated Circuits Symposium*, Apr. 2008; 593–596.
10. Zheng Y, Zhang Y, Tong Y. A novel wireless interconnect technology using impulse radio for interchip communications. *IEEE Transactions on Microwave Theory and Techniques* June 2006; **54**(4):1912–1920.



11. Kikkawa T, Saha P, Sasaki N, Kimoto K. Gaussian monocycle pulse transmitter using 0.18 $\mu\text{m}$  CMOS technology with on-chip integrated antennas for inter-chip UWB communication. *IEEE Journal of Solid-State Circuits* May 2008; **43**(5):1303–1312.
12. Sasaki N, Kimoto K, Moriyama W, Kikkawa T. A single-chip ultra-wideband receiver with silicon integrated antennas for inter-chip wireless interconnection. *IEEE Journal of Solid-State Circuits* Feb. 2009; **44**(2):382–393.
13. Wang Y, Niknejad A, Gaudet V, Iniewski K. A CMOS IR-UWB transceiver design for contact-less chip testing applications. *IEEE Transactions on Circuits and Systems II: Express Briefs* April 2008; **55**(4):334–338.
14. Yuce M, Liu W, Chae MS, Kim JS. A wideband telemetry unit for multi-channel neural recording systems. *IEEE International Conference on Ultra-Wideband*, Sept. 2007; 612–617.
15. Chae MS, Yang Z, Yuce M, Hoang L, Liu W. A 128-channel 6mW wireless neural recording IC with spike feature extraction and UWB transmitter. *IEEE Transactions on Neural Systems and Rehabilitation Engineering* Aug. 2009; **17**(4):312–321.
16. Kim C, Nooshabadi S. Design of a tunable all-digital UWB pulse generator CMOS chip for wireless endoscope. *IEEE Transactions on Biomedical Circuits and Systems* April 2010; **4**(2):118–124.
17. Lee J, Nguyen C. Uniplanar picosecond pulse generator using step-recovery diode. *Electronics Letters* Apr 2001; **37**(8):504–506.
18. Lee JS, Nguyen C, Scullion T. New uniplanar subnanosecond monocycle pulse generator and transformer for time-domain microwave applications. *IEEE Transactions on Microwave Theory and Techniques* Jun 2001; **49**(6):1126–1129.
19. Lee JS, Nguyen C. Novel low-cost ultra-wideband, ultra-short-pulse transmitter with MESFET impulse-shaping circuitry for reduced distortion and improved pulse repetition rate. *IEEE Microwave and Wireless Components Letters* May 2001; **11**(5):208–210.
20. Han J, Nguyen C. A new ultra-wideband, ultra-short monocycle pulse generator with reduced ringing. *IEEE Microwave and Wireless Components Letters* Jun 2002; **12**(6):206–208.
21. Iida S, Tanaka K, Suzuki H, Yoshikawa N, Shoji N, Griffiths B, Mellor D, Hayden F, Butler I, Chatwin J. A 3.1 to 5 GHz CMOS DSSS UWB transceiver for WPANs. *IEEE International Solid-State Circuits Conference*, Feb. 2005; 214–219.
22. Ryckaert J, Desset C, Fort A, Badaroglu M, De Heyn V, Wambacq P, Van der Plas G, Donnay S, Van Poucke B, Gyselinckx B. Ultra-wide-band transmitter for low-power wireless body area networks: design and evaluation. *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications* Dec. 2005; **52**(12):2515–2525.
23. Wentzloff D, Chandrakasan A. A 3.1–10.6GHz ultra-wideband pulse-shaping mixer. *IEEE Radio Frequency Integrated Circuits Symposium*, June 2005; 83–86.
24. Cavallaro M, Ragonese E, Palmisano G. An ultra-wideband transmitter based on a new pulse generator. *IEEE Radio Frequency Integrated Circuits Symposium*, April 2008; 43–46.
25. Barras D, Ellinger F, Jackel H, Hirt W. Low-power ultra-wideband wavelets generator with fast start-up circuit. *IEEE Transactions on Microwave Theory and Techniques* May 2006; **54**(5):2138–2145.
26. Fernandes J, Goncalves H, Oliveira L, Silva M. A pulse generator for UWB-IR based on a relaxation oscillator. *IEEE Transactions on Circuits and Systems II: Express Briefs* March 2008; **55**(3):239–243.
27. Diao S, Zheng Y, Heng C-H. A CMOS ultra low-power and highly efficient UWB-IR transmitter for WPAN applications. *IEEE Transactions on Circuits and Systems II: Express Briefs* March 2009; **56**(3):200–204.
28. Zheng Y, Dong H, Xu YP. A novel CMOS/BiCMOS UWB pulse generator and modulator. *IEEE International Microwave Symposium*, vol. 2, June 2004; 1269–1272.
29. Bourdel S, Bachelet Y, Gaubert J, Vauche R, Fourquin O, Dehaese N, Barthelemy H. A 9-pJ/pulse 1.42-Vpp OOK CMOS UWB pulse generator for the 3.1–10.6-GHz FCC band. *IEEE Transactions on Microwave Theory and Techniques* Jan. 2010; **58**(1):65–73.
30. Baranauskas D, Zelenin D. A 0.36W 6b up to 20GS/s DAC for UWB wave formation. *IEEE International Solid-State Circuits Conference*, Feb. 2006; 2380–2389.
31. Jamp J, Deng J, Larson L. A 10GS/s 5-bit ultra-low power DAC for spectral encoded ultra-wideband transmitters. *IEEE Radio Frequency Integrated Circuits Symposium*, June 2007; 31–34.
32. Zhu Y, Zuegel J, Marciante J, Wu H. A 10GS/s distributed waveform generator for sub-nanosecond pulse generation and modulation in 0.18 $\mu\text{m}$  standard digital CMOS. *Radio Frequency Integrated Circuits (RFIC) Symposium, 2007 IEEE*, June 2007; 35–38.
33. Zhu Y, Hu J, Wu H. A 2.5G pulse/s, 25pJ/pulse, 0.18 $\mu\text{m}$  CMOS impulse radio UWB transmitter based on dual-polarity distributed waveform generator. *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2009; 1–4.
34. Norimatsu T, Fujiwara R, Kokubo M, Miyazaki M, Maeki A, Ogata Y, Kobayashi S, Koshizuka N, Sakamura K. A UWB-IR transmitter with digitally controlled pulse generator. *IEEE Journal of Solid-State Circuits* June 2007; **42**(6):1300–1309.
35. Oliveira LB, van den Bos C, Fernandes JR, Verhoeven CJM, Silva MM. A 5-GHz quadrature relaxation oscillator with mixing for improved testability or compact front-end implementation. *International Journal of Circuit Theory and Applications (Wiley InterScience)* May 2010; **38**(4):359–366.
36. Oliveira LB, Snelling ET, Fernandes JR, Silva MM. An inductorless CMOS quadrature oscillator continuously tuneable from 3.1 to 10.6GHz. *International Journal of Circuit Theory and Applications* July 2010. doi: 10.1002/cta.718
37. Rabaey JM, Chandrakasan A, Nikolic B. *Digital Integrated Circuits: A Design Perspective* (2nd edn). Pearson Education Inc: Upper Saddle River, NJ, 2003.

38. Gupta R, Tutuianu B, Pileggi L. The Elmore delay as a bound for RC trees with generalized input signals. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* Jan 1997; **16**(1):95–104.
39. Kim H, Joo Y. Fifth-derivative gaussian pulse generator for UWB system. *IEEE Radio Frequency Integrated Circuits (RFIC) Symposium*, June 2005; 671–674.
40. Bagga S, Serdijn W, Long J. A PPM gaussian monocycle transmitter for ultra-wideband communications. *IEEE International Workshop on Ultra-Wideband Systems and Technologies*, May 2004; 130–134.
41. Jeong Y, Jung S, Liu J. A CMOS impulse generator for UWB wireless communication systems. *IEEE International Symposium on Circuits and Systems*, vol. **4**, May 2004; 129–132.
42. Zhang X, Elgamel M, Bayoumi MA. Gaussian pulse approximation using standard CMOS and its application for sub-GHz UWB impulse radio. *International Journal of Circuit Theory and Applications* May 2010; **38**(4):383–407.