# Design of a Low-Voltage and Low-Distortion Mixer Through Volterra-Series Analysis

Shan He and Carlos E. Saavedra, Senior Member, IEEE

Abstract—The factors that impact the intermodulation distortion performance of an active downconverting mixer are investigated. Through a Volterra-series analysis of the RF transconductor stage of the mixer, design principles are formulated to maximize the mixer's IIP<sub>3</sub>. To verify the theoretical analysis, a 0.3–1.2-GHz low-voltage mixer operating from a 0.9-V supply was designed, fabricated, and tested. The mixer employs a common-gate common-source RF transconductor stage with simultaneous distortion and noise cancellation. Experimental results reveal that the mixer can yield an IIP<sub>3</sub> of -0.8 dBm, a double-sideband noise figure below 4.8 dB, and a maximum conversion gain of 8.8 dB.

*Index Terms*—CMOS, distortion, downconverter, low power, low voltage, mixers, RF integrated circuit (RFIC) design, Volterra series.

## I. INTRODUCTION

S WITH other active RF circuits, the intermodulation distortion (IMD) performance of an active mixer is closely related to its dc power consumption. Normally, when the supply voltage of a circuit is reduced, the power of the incident RF signals to the circuit has to be lowered to keep the IMD tones at sufficiently low levels. While the imperative to reduce the dc supply voltage of RF circuits in mobile applications continues unabated, the linearity and IMD performance requirements of the system remain largely intact. To this end, several active mixer topologies have been reported to meet the competing requirements of low dc supply voltage operation and low IMD [1]–[7].

This paper provides a detailed analysis and discussion on how the RF transconductor used in a low-voltage active mixer impacts the linearity of the entire circuit. Using a Volterra-series analysis, we arrive at a set of principles to aid the design of low-distortion active mixers. The transconductor stage used

Manuscript received June 06, 2012; revised November 07, 2012; accepted November 09, 2012. Date of publication December 12, 2012; date of current version January 17, 2013. This work was supported in part by the Natural Sciences and Engineering Research Council of Canada (NSERC) under a grant. The work of S. He was supported in part under an Ontario Graduate Scholarship (OGS).

S. He was with Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada K7L 3N6. He is now with the Marvell Technology Group, Santa Clara, CA 95054 USA.

C. E. Saavedra is with the Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada K7L 3N6 (e-mail: saavedra@queensu.ca).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TMTT.2012.2228668



Fig. 1. Block diagram of the proposed low-voltage downconverting mixer.

here is a common-gate common-source (CG-CS) topology because, in addition to its low noise figure (NF), it can be simultaneously designed for low distortion operation [8]–[10], and it is this last property of the transconductor circuit that will be explored in detail in subsequent sections of this paper.

### II. WIDEBAND DOWNCONVERTING MIXER

The block diagram of the proposed low-voltage low-noise downconverter described in this work is shown in Fig. 1 and the schematic of the mixer core and RF transonductor circuits is found in Fig. 2. The downconverter consists of three main blocks: the RF transconductors, a double-balanced ring mixer, and the clock signal processing circuitry. The entire RF integrated circuit (RFIC), excluding the off-chip IF output buffer, runs from a 0.9-V dc source.

A parallel NMOS-PMOS transistor pair is used to implement the switches in the ring mixer because of its superior ON-OFF characteristic that results, among other things, in better noise performance and better port-to-port isolation. To provide the mixing core with a good differential clock [local oscillator (LO)] signal, a nonoverlapping clock generator was used to generate the hard-switching differential clock signals. The cost of using two transistors per switch, however, is that a larger LO signal is needed than if a single-transistor switch is used. To that end, a boosting circuit [11] was employed to double the amplitude of the clock signal fed to the mixer. Four identical clock boosters were needed and the schematic diagram of a single booster circuit is shown in Fig. 3. A charge storage capacitor,  $C_b$ , and a pMOS transistor,  $M_b$ , are stacked above a CMOS inverter to elevate the LO output voltage swing. The timing diagram in Fig. 4 helps illustrate the operation of the clock booster circuit.

The pMOS transistor  $M_b$  and the charge storage capacitor  $C_b$  keep the voltage at node  $V_b$  greater than or equal to  $V_{DD}$ . When



Fig. 2. Low-voltage downconverter circuit schematic (only partial dc biasing shown)



Fig. 3. Clock-boosting circuit.



Fig. 4. Timing diagram to illustrate of the clock-boosting circuit.

the CLK signal is high at  $V_{DD}$ , the pMOS transistor  $M_2$  in the inverter is turned off while the  $M_b$  is turned on because  $\overline{\text{CLK}}$  is at 0 V, and therefore,  $V_b = V_{DD}$ . When the CLK signal is low at 0 V,  $M_2$  is turned on while  $M_b$  is turned off because  $\overline{\text{CLK}}$  is now at  $V_{DD}$ . Due to conservation of charge, the voltage across  $C_b$  must increase, which boosts  $V_b$  to  $2 \times V_{DD}$ , and hence, the output clock signal  $\text{CLK}_{\text{out}}$  will also be at  $2 \times V_{DD}$ . Although additional clock jitter is induced by this procedure, simulations have indicated that this phase noise degradation contributes very little to the overall noise performance of the mixer.

The RF transconductors, one on the left-hand side and one on the right-hand side of the mixer core, are identical and consist of a common-gate (CG) transistor followed by two commonsource (CS) transistors. These circuits provide the necessary differential RF signal currents to the mixing core. The CG transistor provides a good input match over a wideband while the CS transistors provide signal gain and are also used to cancel the thermal noise generated in the channel of the CG transistor. This transconductor configuration has been used extensively in noise-canceling low-noise amplifiers (LNAs) [12] and broadband mixer designs [9], [10].

By virtue of being at the front-end of the downconverter, and the use of a hard-switching LO signal, the RF transconductors have a significant impact on the NF and linearity (i.e., the IP<sub>3</sub> and  $P_{1 \text{ dB}}$ ) of the entire circuit. An interesting and important feature of the transconductor used here is its ability to not only cancel the noise, but also the IMD generated by the CG transistor [8], [13], [14]. Our analysis will show through a Volterra-series computation that low-distortion circuit operation can be achieved even in a low dc voltage supply environment using a different distortion-canceling mechanism from that discussed in previous works.

## III. NONLINEAR ANALYSIS OF THE MIXER'S TRANSCONDUCTANCE STAGE

To design low-distortion mixers, it is first necessary to understand the nonlinear phenomena that cause distortion. A highly successful mathematical framework for modeling the nonlinear response of different types of RF circuits is the Volterra-series analysis [15]–[17]. In the system shown in circuit in Fig. 1, the RF transconductor stage has a dominant role on the overall distortion produced by the downconverter. Fig. 5 is a close-up view of the CG-CS transconductor that is analyzed in this section.



Fig. 5. Simplified schematic of the CG-CS transconductor for linearity analysis.

Similar to the formulation presented in [18], the voltages at the source  $(V_0)$  and drain  $(V_1)$  of transistor  $M_1$  in Fig. 5 can be written as

$$V_{0} = A_{1}(\omega) \circ V_{s} + A_{2}(\omega_{1}, \omega_{2}) \circ V_{s}^{2} + A_{3}(\omega_{1}, \omega_{2}, \omega_{3}) \circ V_{s}^{3}$$
  
$$V_{1} = B_{1}(\omega) \circ V_{s} + B_{2}(\omega_{1}, \omega_{2}) \circ V_{s}^{2} + B_{3}(\omega_{1}, \omega_{2}, \omega_{3}) \circ V_{s}^{3}$$
(1)

where  $A_1(\omega_1)$ ,  $A_2(\omega_1, \omega_2)$ , and  $A_3(\omega_1, \omega_2, \omega_3)$  model the first-, second-, and third-order nonlinear response of  $M_1$  at the source terminal due to the applied input  $V_s$ . Similarly, the  $B_n$ 's model the *n*th-order nonlinear responses at the drain of  $M_1$ , the  $\omega$ 's represent the dependent frequencies and each  $\circ$  symbol denotes the Volterra operand.

The starting point to derive the  $A_n$  and  $B_n$  kernels is to write the KCL equations at nodes  $V_0$  and  $V_1$ , which are

$$i_{m1} + Y_0(\omega)V_0 = Y_s(V_s - V_0)$$
<sup>(2)</sup>

$$i_{m1} = Y_1(\omega)V_1 \tag{3}$$

where  $i_{m1}$  is the current through transistor  $M_1$ ,  $Y_0 = sC_0$  is the parasitic admittance at node  $V_0$ ,  $Y_s = 1/R_s$  is the admittance of the signal source, and  $Y_1 = 1/R_1 + sC_1$  is the parasitic admittance at node  $V_1$ . Equations (2) and (3) are solved recursively to obtain the  $A_n$  and  $B_n$  kernels (for a derivation, see the Appendix)

$$A_{1}(\omega_{1}) = V(\omega_{1}) \left(g_{ds1} + Y_{1}(\omega_{1})\right) Y_{s}$$
  

$$B_{1}(\omega_{1}) = V(\omega_{1}) (g_{m1} + g_{ds1}) Y_{s}$$
(4)

$$A_{2}(\omega_{1},\omega_{2}) = -V(\omega_{1}+\omega_{2})Y_{1}(\omega_{1}+\omega_{2})$$

$$\times \left\{ g_{m2}A_{1}(\omega_{1})A_{1}(\omega_{2}) + g_{ds2} \left[ A_{1}(\omega_{1})A_{1}(\omega_{2}) + B_{1}(\omega_{1})B_{1}(\omega_{2}) - \overline{A_{1}(\omega_{1})B_{1}(\omega_{2})} \right] \right\}$$

$$B_{2}(\omega_{1},\omega_{2}) = \frac{-A_{2}(\omega_{1},\omega_{2})}{Y_{1}(\omega_{1}+\omega_{2})} \left( Y_{0}(\omega_{1}+\omega_{2}) + Y_{s} \right)$$
(5)

and

$$A_{3}(\omega_{1}, \omega_{2}, \omega_{3}) = -V(\omega_{1} + \omega_{2} + \omega_{3}) \times Y_{1}(\omega_{1} + \omega_{2} + \omega_{3}) \\ \times \left[ 2g_{m2}\overline{A_{1}(\omega_{1})A_{2}(\omega_{2}, \omega_{3})} + 2g_{ds2} \left( \overline{A_{1}(\omega_{1})A_{2}(\omega_{2}, \omega_{3})} - \overline{A_{1}(\omega_{1})B_{1}(\omega_{2}, \omega_{3})} - \overline{A_{1}(\omega_{1})B_{2}(\omega_{2}, \omega_{3})} - \overline{B_{1}(\omega_{1})A_{2}(\omega_{2}, \omega_{3})} \right) \\ + g_{m3}A_{1}(\omega_{1})A_{1}(\omega_{2})A_{1}(\omega_{3}) \\ + g_{ds3} \left( A_{1}(\omega_{1})A_{1}(\omega_{2})A_{1}(\omega_{3}) - \overline{A_{1}(\omega_{1})A_{1}(\omega_{2})B_{1}(\omega_{3})} - \overline{A_{1}(\omega_{1})B_{1}(\omega_{2})B_{1}(\omega_{3})} - B_{1}(\omega_{1})B_{1}(\omega_{2})B_{1}(\omega_{3})) \right] (6)$$

and

$$B_{3}(\omega_{1},\omega_{2},\omega_{3}) = \frac{-A_{3}(\omega_{1},\omega_{2},\omega_{3})}{Y_{1}(\omega_{1}+\omega_{2}+\omega_{3})} \times (Y_{0}(\omega_{1}+\omega_{2}+\omega_{3})+Y_{s})$$
(7)

where

$$g_{mk} = \frac{1}{k!} \frac{\partial^k i_{m1}}{\partial V_0^k} \tag{8a}$$

$$g_{dsk} = \frac{1}{k!} \frac{\partial^k i_{m1}}{\partial (V_1 - V_0)^k}.$$
(8b)

This analysis examines the nonlinear distortion produced by the device transconductance and which is modeled by  $g_{m1}$ ,  $g_{m2}$ , and  $g_{m3}$ . Furthermore, the distortion produced at the device output is also considered through the nonlinear conductance and that, in turn, is modeled by  $g_{ds1}$ ,  $g_{ds2}$ , and  $g_{ds3}$ .

The distortion produced by  $M_2$  and  $M_3$  in Fig. 5 must also be accounted for. To that end, the output voltage  $V_{out}$  can be computed recursively to the input voltage  $V_s$  according to the equation

$$V_{\text{out}} = K_1(\omega) \circ V_s + K_2(\omega_1, \omega_2) \circ V_s^2 + K_3(\omega_1, \omega_2, \omega_3) \circ V_s^3$$
(9)

where the  $K_n$  Volterra operators are given by

0

$$K_{1}(\omega_{1}) = \frac{Z_{L}(\omega_{1})}{1 + Z_{L}(\omega_{1})(g_{ds31} + g_{ds21})} \times [g_{m31}B_{1}(\omega_{1}) + g_{m21}A_{1}(\omega_{1})]$$

$$K_{2}(\omega_{1}, \omega_{2}) = \frac{Z_{L}(\omega_{1} + \omega_{2})}{1 + Z_{L}(\omega_{1} + \omega_{2})(g_{ds31} + g_{ds21})} \times [g_{m31}B_{2}(\omega_{1}, \omega_{2}) + g_{m32}B_{1}(\omega_{1})B_{1}(\omega_{2}) + g_{m21}A_{2}(\omega_{1}, \omega_{2}) + g_{m22}A_{1}(\omega_{1})A_{1}(\omega_{2}) + (g_{ds32} + g_{ds22})K_{1}(\omega_{1})K_{1}(\omega_{2})] \quad (10)$$

Note that the  $K_3(\omega_1, \omega_2, \omega_3)$  kernel, shown in (11) as follows:

$$K_{3}(\omega_{1}, \omega_{2}, \omega_{3}) = \frac{Z_{L}(\omega_{1} + \omega_{2} + \omega_{3})}{1 + Z_{L}(\omega_{1} + \omega_{2} + \omega_{3})(g_{ds31} + g_{ds21})} \times \begin{bmatrix} g_{m21}A_{3}(\omega_{1}, \omega_{2}, \omega_{3}) \\ + g_{m31}B_{3}(\omega_{1}, \omega_{2}, \omega_{3}) \\ + g_{m33}\prod_{i=1}^{3}B_{1}(\omega_{i}) \\ + 2g_{m32}\overline{B_{1}(\omega_{1})B_{2}(\omega_{2}, \omega_{3})} \\ + g_{m23}\prod_{i=1}^{3}A_{1}(\omega_{i}) \\ + 2g_{m22}\overline{A_{1}(\omega_{1})A_{2}(\omega_{2}, \omega_{3})} \\ + 2(g_{ds32} + g_{ds22})\overline{K_{1}(\omega_{1})K_{2}(\omega_{2}, \omega_{3})} \\ + (g_{ds33} + g_{ds23})\prod_{i=1}^{3}K_{1}(\omega_{i}) \end{bmatrix}.$$
(11)

contains the terms  $g_{m21}A_3(\omega_1, \omega_2, \omega_3)$  and  $g_{m31}B_3(\omega_1, \omega_2, \omega_3)$ . Yet, we also know from (6) and (7) that  $A_3(\omega_1, \omega_2, \omega_3)$  and  $B_3(\omega_1, \omega_2, \omega_3)$  have opposite sign, which is significant because  $g_{m21}$  and  $g_{m31}$  can be designed to cancel out the  $A_3$  and  $B_3$  kernels in  $K_3(\omega_1, \omega_2, \omega_3)$ . Not only is the IMD performance of the transconductor stage dependent on  $g_{m21}$  and  $g_{m31}$ , so is its noise performance as noted earlier. The basic relationship [8], [12] between the transconductances that yields optimal noise cancellation is

$$\kappa = \frac{R_1}{R_s} = \frac{g_{m21}}{g_{m31}}.$$
 (12)

The second-order distortion produced by the transconductor is also dependent on the above  $\kappa$  factor. This is easily seen by noting that the kernels  $A_2(\omega_1, \omega_2)$  and  $B_2(\omega_1\omega_2)$  in (5) have opposite sign and that they reappear in the  $K_2(\omega_1\omega_2)$  kernel multiplied by  $g_{m21}$  and  $g_{m31}$ .

The third-order IMD produced by  $M_1$  can be canceled at the output node in Fig. 5 by searching for the gate–source bias voltages for transistors  $M_2$  and  $M_3$  that will force the circuit satisfy the following ratio:

$$\zeta = \frac{g_{m33}}{g_{ds23} + g_{ds33}} = \left| \frac{K_1(\omega_1)}{B_1(\omega_1)} \right|^3.$$
(13)

From the design point of view, to benefit from this distortion cancellation technique, the cubic of the ratio between the voltage gain at the output of the CG-CS circuit (i.e.,  $K_1(\omega_1)$ ) and the output of the CG circuit (i.e.,  $B_1(\omega_1)$ ) needs to match with the ratio of the nonlinear device characteristics according to (13). To reduce the search space of possible bias voltages for  $M_2$  and  $M_3$ , the devices were biased with the same gate voltage, but this only for convenience and is not a strong rule. The optimal gate bias voltage can be found with the aid of a graph by defining

$$\zeta_l = \frac{g_{m33}}{g_{ds33} + g_{ds23}} \tag{14}$$



Fig. 6. Graph used to find the bias point of transistors  $M_{\rm 2}$  and  $M_{\rm 3}$  for best distortion cancellation.



Fig. 7. Computed  $IIP_3$  of the RF transconductor based on the Volterra-series analysis.

$$\zeta_r = \left| \frac{K_1(\omega_1)}{B_1(\omega_1)} \right|^3.$$
(15)

The plot of  $\zeta_l$  and  $\zeta_r$  is shown in Fig. 6. The optimal bias point for maximum distortion cancellation is when  $\zeta_l = \zeta_r$ , which is at a gate bias voltage of 0.579 V for the devices used in this paper. Note that  $\zeta_r$  was computed at different frequencies because  $K_1(\omega_1)$  and  $B_1(\omega_1)$  are frequency-dependent quantities.

Using the foregoing Volterra analysis, a theoretical expression to calculate the third-order intermodulation intercept point (IIP<sub>3</sub>) of the transconductor circuit can be found [15], [19] and is given by

$$IIP_3(2\omega_i - \omega_s) = \frac{1}{6} \frac{1}{Z_{\text{out}}} \frac{|K_1(\omega_s)|}{|K_3(\omega_i, \omega_i, -\omega_s)|}$$
(16)

where  $2\omega_i - \omega_s$  is the third-order IMD tone produced by the mixing of  $\omega_s$  and  $\omega_i$ , which are closely spaced in frequency (1 MHz). Equation (16) can be used to compute the gate bias voltage of  $M_2$  and  $M_3$  that will yield the best IIP<sub>3</sub> at a specific frequency. We carried out such a computation for the circuit at hand and the results are plotted in Fig. 7. For simplicity, we changed the voltage of  $M_2$  and  $M_3$  simultaneously, but they can be varied independently and the IIP<sub>3</sub> would be graphed as a 3-D surface instead of a 2-D plot. The results in Fig. 7 predict that the optimal gate bias voltage for the transistors is around 0.58 V and is independent of frequency, which is consistent with Fig. 6 and is a prediction that is borne out by experiment, as will be discussed shortly.

#### IV. EXPERIMENTAL RESULTS

To validate the proposed theory and analysis, the downconverting mixer was fabricated using a 130-nm CMOS process



Fig. 8. Measured conversion gain of the mixer across the RF input frequency.



Fig. 9. IIP<sub>3</sub> of the CG-CS active balun versus gate bias voltage. (a) Simulated IIP<sub>3</sub> of the mixer as a function of transistor gate bias and RF input frequency. (b) Measured IIP<sub>3</sub> of the mixer as a function of transistor gate bias and RF input frequency.

and the RFIC was subsequently tested. For the measurements, the RF input frequency ranged from 300 to 1200 MHz and the IF frequency was kept fixed at 20 MHz. A passive balun is used before the differential RF input ports to generate the differential input signal.

The maximum conversion gain of the mixer was measured at 8.8 dB at a frequency of 300 MHz while the minimum was 7.1 dB at 1200 MHz and the average was 8 dB over the band. A plot of the conversion gain versus frequency is shown in Fig. 8.

The IIP<sub>3</sub> of the downconverter was measured using a series of two-tone tests in which the tones were kept 1 MHz apart and their center frequency swept between 300–1200 MHz in steps of 300 MHz. Furthermore, the IIP<sub>3</sub> was measured as the gate bias voltage of transistors  $M_{2p,n}$ , and  $M_{3p,n}$  in Fig. 2 was varied in simultaneous fashion. The results of those measurements are plotted in Fig. 9(b) and they reveal that the optimal gate voltage for  $M_{2p,n}$  and  $M_{3p,n}$  to obtain maximum IIP<sub>3</sub> is between 0.59–0.6 V, which is very close to the theoretical value of 0.58 V predicted by Fig. 7. While the peak IIP<sub>3</sub> in Fig. 9(b)



Fig. 10. IIP3 and IP1 dB across the RF input frequency.



Fig. 11. Measured and simulated DSB NF across the RF input frequency.

is -0.8 dBm and the peak IIP<sub>3</sub> in Fig. 7 is -7.5 dBm what is more important is that both plots are consistent about the required bias voltage for best IIP<sub>3</sub> because it is this variable that the RFIC designer will control to maximize the IIP<sub>3</sub>.

With the  $M_{2p,n}$  and  $M_{3p,n}$  gate voltages fixed at 0.59 V, the measured and simulated IIP<sub>3</sub> of the downconverter is plotted versus frequency in Fig. 10 along with its IP<sub>1 dB</sub>. The IIP<sub>3</sub> varies from -4.2 to -0.8 dBm, while the IP<sub>1 dB</sub> is from -13.2 to -8.8 dBm over the frequency band. Both metrics are well behaved and have the same general dependence with frequency.

The double-sideband (DSB) noise figure (NF) (NF<sub>DSB</sub>) was measured and is compared with simulation in Fig. 11. To measure the NF of the circuit, a spectrum analyzer is configured into the mode of measuring the DSB noise of a down-conversion mixer. A thermal noise source is attached to the RF input port and the corresponding DSB noise data at the output of the IF buffer is measured and extracted using the Y-factor method. Since a passive balun was used at the RF input port during measurements, the noise contribution of the balun was accounted for in the reported noise data. Similarly, the noise generated by the off-chip buffer is also deducted from the measured noise data even though it is attenuated by the RF-to-IF voltage gain. The  $NF_{DSB}$  is below 4.8 dB for frequencies above 400 MHz. Below 400 MHz, the NF increases significantly due to losses in the off-chip circuitry, particularly the bias T, and 1/f noise also contributes to the overall degradation in NF at the lower end of the band. The NF simulations, like all others in this paper, were carried out on the post-layout extracted circuit using full RC parasitic modeling.

Fig. 12 shows the reflection coefficient of the downconverter at the RF port. The input match is better than -15 dB up to

		This Work	[3]	[5]	[20]	[21]	[7]
CMOS node		130 nm	180 nm	65 nm	180 nm	90 nm	180 nm
Supply voltage	(V)	0.9	1.8	1.0	1.1	1.2	1.0
Frequency range	(GHz)	0.3-1.2	0.8-1.1	1 - 10.5	3-5	0.1-3.85	0.3-4
Conversion Gain	(dB)	8.8	35	12.8	8.7	12.1	14
DSB Noise Figure	(dB)	$\leq 4.8$	9.8	7.6	14.6 to $21.6^{\dagger}$	8.4 to $11.5^{\dagger}$	11.0
$IP_{1dB}$	(dBm)	-13.2 to $-8.8$	-25.0	-15.0	-19.5 to $-10.5$	-12.83	-
$IIP_3$	(dBm)	-4.2 to $-0.8$	-9.2	-7.1	-10.7 to $-0.7$	-	4.1
Power consumption	(mW)	24.0	3.8	5.0	8.4	9.8	6.6

 TABLE I

 Performance Summary and Comparison Table



Fig. 12. Measured and simulated input reflection coefficient across the RF input frequency.



Fig. 13. Measured LO-RF isolation versus LO frequency.

1200 MHz. The measured LO-port to RF-port isolation is plotted in Fig. 13 and is below 60 dB over the band of interest.

The entire circuit draws 26.7 mA of current from a 0.9-V supply, and hence, consumes a static power of 24.0 mW. Table I compares this work with other similar works in CMOS and Fig. 14 shows a microphotograph of the chip. The chip occupies an area of 0.7 mm  $\times$  0.8 mm. To demonstrate the noise-canceling advantage of the CG-CS noise canceling transconductor, a high CS transconductance value was chosen in spite of our low-voltage constraint. As we are aggressively trading off power consumption for noise performance, the power consumption could also be greatly reduced if a higher NF can be tolerated. If the same transconductance is achieved with lower current consumption, then the design approach taken here is even more attractive.



Fig. 14. Microphotograph of the fabricated RFIC. The chip occupies an area of 0.7 mm  $\times$  0.8 mm.

## V. CONCLUSION

A detailed Volterra-series analysis of distortion phenomena in a low-voltage wideband downconverter mixer has been carried out. A chip was fabricated and tested and the measured results confirm the validity of the analysis and design technique. The insights gained through the analysis are applicable to other mixer configurations, particularly those that make use of CG-CS transconductor stages at the RF input.

#### APPENDIX

### DERIVATION OF THE VOLTERRA OPERATORS

To obtain (4)– (6), the matrix inverse of the generic KCL kernel in (2) and (3), denoted as  $A^{-1}$ , is first computed using (17),

$$A^{-1} = \begin{pmatrix} g_{m1} + g_{ds1} + Y_0(\sum \omega) + Y_s(\sum \omega) & -g_{ds1} \\ g_{m1} + g_{ds1} & -(g_{ds1} + Y_1(\sum \omega)) \end{pmatrix}^{-1}$$
(17)

$$V(\sum \omega) = \frac{1}{(g_{m1} + g_{ds1})Y_1(\sum \omega) + (g_{ds1} + Y_1(\sum \omega))(Y_0(\sum \omega) + Y_s(\sum \omega))}$$
(20)

From the generic KCL (2) and (3), the first-, second-, and thirdorder KCL equations can be found to be all of the form Ax = b,

$$A\begin{pmatrix} A_{1}(\omega_{1})\\ B_{1}(\omega_{1}) \end{pmatrix} = \begin{pmatrix} Y_{s}\\ 0 \end{pmatrix}$$
(18)  
$$\begin{pmatrix} A_{1}(\omega_{1})\\ B_{1}(\omega_{1}) \end{pmatrix} = A^{-1} \begin{pmatrix} Y_{s}\\ 0 \end{pmatrix}$$
$$= V(\omega_{1}) \begin{pmatrix} (g_{ds1} + Y_{1}(\omega_{1})) Y_{s}\\ (g_{m1} + g_{ds1}) Y_{s} \end{pmatrix}$$
(19)

where for notation simplicity, define the term  $V(\sum \omega)$ , as shown in (20), at the top of this page. For the computation of  $A_2(\omega_1, \omega_2)$  and  $B_2(\omega_1, \omega_2)$ , we use the following expression in (21):

$$\begin{pmatrix} A_{2}(\omega_{1}, \omega_{2}) \\ B_{2}(\omega_{1}, \omega_{2}) \end{pmatrix} = A^{-1} \left[ -(g_{m2} + g_{ds2})A_{1}(\omega_{1})A_{1}(\omega_{2}) \\ + g_{ds2}A_{1}(\omega_{1})B_{1}(\omega_{2}) \\ - g_{ds2}B_{1}(\omega_{1})B_{1}(\omega_{2}), \\ - (g_{m2} + g_{ds2})A_{1}(\omega_{1})A_{1}(\omega_{2}) \\ + g_{ds2}A_{1}(\omega_{1})B_{1}(\omega_{2}) \\ - g_{ds2}B_{1}(\omega_{1})B_{1}(\omega_{2}) \right]$$

$$= V(\omega_{1} + \omega_{2}) \left[ -(g_{m2} + g_{ds2})A_{1}(\omega_{1})A_{1}(\omega_{2}) \\ + g_{ds2}(\overline{A_{1}(\omega_{1})B_{1}(\omega_{2})}) \\ - B_{1}(\omega_{1})B_{1}(\omega_{2})) \right]$$

$$\times \begin{pmatrix} Y_{1}(\omega_{1} + \omega_{2}) \\ -(Y_{0}(\omega_{1} + \omega_{2}) + Y_{s}) \end{pmatrix}$$

$$(21)$$

and for the computation of  $A_3(\omega_1, \omega_2, \omega_3)$  and  $B_3(\omega_1, \omega_2, \omega_3)$ , we use

$$\begin{pmatrix} A_3(\omega_1, \omega_2, \omega_3) \\ B_3(\omega_1, \omega_2, \omega_3) \end{pmatrix} = A^{-1} \times S \times \begin{pmatrix} 1 \\ 1 \end{pmatrix}$$
(22)

where S is given by (23)

$$S = -2(g_{m2} + g_{ds2})\overline{A_1(\omega_1)A_2(\omega_2,\omega_3)} -2g_{ds2}\overline{B_1(\omega_1)B_1(\omega_2,\omega_3)} +2g_{ds2}(\overline{A_1(\omega_1)B_2(\omega_2,\omega_3)} +\overline{B_1(\omega_1)A_2(\omega_2,\omega_3)} -(g_{m3} + g_{ds3})A_1(\omega_1)A_1(\omega_2)A_1(\omega_3) +3g_{ds3}\overline{A_1(\omega_1)A_1(\omega_2)B_1(\omega_3)} -3g_{ds3}\overline{A_1(\omega_1)B_1(\omega_2)B_1(\omega_3)} +g_{ds3}B_1(\omega_1)B_1(\omega_2)B_1(\omega_3).$$
(23)

## ACKNOWLEDGMENT

The authors would like to thank CMC Microsystems, Kingston, ON, Canada, for access to chip fabrication services.

#### REFERENCES

- H.-H. Hsieh and L.-H. Lu, "Design of ultra-low-voltage RF frontends with complementary current-reused architectures," *IEEE Trans. Microw. Theory Techn.*, vol. 55, no. 7, pp. 1445–1458, Jul. 2007.
- [2] S. He and C. E. Saavedra, "An ultra-low-voltage and low-power ×2 subharmonic downconverter mixer," *IEEE Trans. Microw. Theory Techn.*, vol. 60, no. 2, pp. 311–317, Feb. 2012.
- [3] D. Ghosh and R. Gharpurey, "A low-power receiver down-converter with high dynamic range performance," in *IEEE Radio Freq. Integr. Circuits Symp.*, May 2010, pp. 35–38.
- [4] H. Zhang, X. Fan, and E. Sanchez-Sinencio, "A low-power, linearized, ultra-wideband LNA design technique," *IEEE J. Solid-State Circuits*, vol. 44, no. 2, pp. 320–330, Feb. 2009.
- [5] S. Hampel, O. Schmitz, M. Tiebout, and I. Rolfes, "Inductorless lowvoltage and low-power wideband mixer for multistandard receivers," *IEEE Trans. Microw. Theory Techn.*, vol. 58, no. 5, pp. 1384–1390, May 2010.
- [6] V. Vidojkovic, J. van der Tang, A. Leeuwenburgh, and A. van Roermund, "A low-voltage folded-switching mixer in 0.18-μm CMOS," *IEEE J. Solid-State Circuits*, vol. 40, no. 6, pp. 1259–1264, Jun. 2005.
- [7] E. Klumperink, S. Louwsma, G. Wienk, and B. Nauta, "A CMOS switched transconductor mixer," *IEEE J. Solid-State Circuits*, vol. 39, no. 8, pp. 1231–1240, Aug. 2004.
- [8] W.-H. Chen, G. Liu, B. Zdravko, and A. Niknejad, "A highly linear broadband CMOS LNA employing noise and distortion cancellation," *IEEE J. Solid-State Circuits*, vol. 43, no. 5, pp. 1164–1176, May 2008.
- [9] S. Blaakmeer, E. Klumperink, D. Leenaerts, and B. Nauta, "The blixer, a wideband balun-LNA-I/Q-mixer topology," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2706–2715, Dec. 2008.
  [10] S. Ho and C. Saavedra, "A CMOS broadband low-noise mixer with
- [10] S. Ho and C. Saavedra, "A CMOS broadband low-noise mixer with noise cancellation," *IEEE Trans. Microw. Theory Techn.*, vol. 58, no. 5, pp. 1126–1132, May 2010.
- [11] S. Kang and Y. Leblebici, CMOS Digital Integrated Circuits: Analysis and Design, 3rd ed. Boston, MA: McGraw-Hill, 2003.
- [12] F. Bruccoleri, E. Klumperink, and B. Nauta, "Wide-band CMOS lownoise amplifier exploiting thermal noise canceling," *IEEE J. Solid-State Circuits*, vol. 39, no. 2, pp. 275–282, Feb. 2004.
- [13] S. Blaakmeer, E. Klumperink, D. Leenaerts, and B. Nauta, "Wideband balun-LNA with simultaneous output balancing, noise-canceling and distortion-canceling," *IEEE J. Solid-State Circuits*, vol. 43, no. 6, pp. 1341–1350, Jun. 2008.
- [14] D. Manstretta, "A broadband low-power low-noise active balun with second-order distortion cancellation," *IEEE J. Solid-State Circuits*, vol. 47, no. 2, pp. 407–420, Feb. 2012.
- [15] D. D. Weiner and J. F. Spina, Sinusoidal Analysis and Modeling of Weakly Nonlinear Circuits. New York: Van Nostrand, 1980.
- [16] S. A. Maas, Nonlinear Microwave and RF Circuits, 2nd ed. Norwood, MA: Artech House, 2003.
- [17] A. Pedro and N. Carvalho, Intermodulation Distortion in Microwave and Wireless Circuits. Norwood, MA: Artech House, 2003.
- [18] S. He and C. E. Saavedra, "A Volterra series approach for the design of low-voltage CG–CS active baluns," in *IEEE Int. Ultra Wideband Conf.*, Syracuse, NY, Sep. 2012, pp. 168–172.
- [19] V. Aparin and L. Larson, "Modified derivative superposition method for linearizing FET low-noise amplifiers," *IEEE Trans. Microw. Theory Techn.*, vol. 53, no. 2, pp. 571–581, Feb. 2005.
- [20] H.-Y. Wang, K.-F. Wei, J.-S. Lin, and H.-R. Chuang, "A 1.2-V low LO-power 3–5 GHz broadband CMOS folded-switching mixer for UWB receiver," in *IEEE Radio Freq. Integr. Circuits Symp.*, Apr. 2008, pp. 621–624.
- [21] A. Amer, E. Hegazi, and H. F. Ragaie, "A 90-nm wideband merged CMOS LNA and mixer exploiting noise cancellation," *IEEE J. Solid-State Circuits*, vol. 42, no. 2, pp. 323–328, Feb. 2007.



Shan He received the B.Sc. (Hon.) degree in electrical engineering from the University of Toronto, Toronto, ON, Canada, in 2008, and the M.A.Sc. degree from Queen's University, Kingston, ON, Canada, in 2011.

He is currently with the Marvell Technology Group, Santa Clara, CA. His research interests are in the field of RFICs such as mixers and amplifiers, as well as passive microwave components. His current research is focused on low-voltage RF front-end circuits.

Mr. He was a recipient of a Natural Sciences and Engineering Research Council of Canada (NSERC) Postgraduate Scholarship and an Ontario Graduate Scholarship.



**Carlos E. Saavedra** (S'92–M'98–SM'05) received the B.Sc. degree from the University of Virginia, Charlottesville, and the M.Sc. and Ph.D. degrees from Cornell University, Ithaca, NY, all in electrical engineering.

From 1998 to 2000, he was with the Millitech Corporation, South Deerfield, MA. Since 2000, he has been with Queen's University, Kingston, ON, Canada, where he is currently an Associate Professor. From 2007 to 2010, he was Graduate Chair for the Department of Electrical and Computer

Engineering, Queen's University.

Dr. Saavedra is a registered Professional Engineer (P. Eng.) in the Province of Ontario, Canada. He is a co-chair of Natural Sciences and Engineering

Research Council of Canada (NSERC) Discovery Grants Evaluation Group 1510 (Electrical and Computer Engineering) (2012-2014) and is the chair of the IEEE Microwave Thoery and Techniques Society (IEEE MTT-S) Technical Coordinating Committee 22 on Signal Generation and Frequency Conversion. He served on the Steering and Technical Program Committees of the 2012 IEEE MTT-S International Microwave Symposium (IMS). He also served on the Technical Program Committee of the IEEE RFIC Symposium (2008-2011). He is a reviewer for several journals, including the IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, the IEEE JOURNAL OF SOLID-STATE CIRCUITS, the IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, and the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I: REGULAR PAPERS, and the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-II: EXPRESS BRIEFS. He was a recipient of an NSERC Discovery Accelerator Supplement Award (2011-2014) and the Queen's University Third-Year Electrical and Computer Engineering (ECE) Undergraduate Teaching Award (2001 and 2012).