

Low-power low data rate FM-UWB receiver front end

ISSN 1751-858X
Received on 22nd November 2017
Revised 5th January 2018
Accepted on 9th January 2018
E-First on 7th March 2018
doi: 10.1049/iet-cds.2017.0507
www.ietdl.org

Sean E. Whitehall¹, Carlos E. Saavedra¹ ✉

¹Department of Electrical and Computer Engineering, Queen's University, 19 Union Street, Kingston, Canada
✉ E-mail: saavedra@queensu.ca

Abstract: This study introduces a frequency modulated ultra-wideband (FM-UWB) receiver optimised for low power and fast start-up. The receiver consists of a front end amplifier converting a frequency modulated signal to an amplitude modulated signal which is applied to an envelope detector. The receiver front end is for 500 MHz channels centred at 3450 and 3950 MHz. The amplifier uses passive gain and four cascaded gain stages to achieve high radio-frequency gain without the need for super-regeneration. By simplifying the architecture this way, the front end has a 5 μ s wake-up time to enable efficient duty-cycling. The measured front end receives a signal at -68 dBm while consuming 600 μ W of power (excluding a test buffer) from a 1 V supply. Fabrication was done using the IBM 130-nm CMOS technology on a 1 mm \times 1 mm loose die.

1 Introduction

Frequency modulated ultra-wideband (FM-UWB) receiver optimised for low-power consumption and fast start-up is described. As demand for radio-frequency (RF) bandwidth increases, popular spectrum become more crowded [1]. This creates motivation to operate outside the popular narrow-band channels such as 940 and 2400 MHz [2]. Work to specifically improve low power wireless body area networks (WBANs) is also motivated by a rapidly increasing proportion of the global population that suffers from chronic diseases [3–5]. With the internet of things becoming increasingly popular, new technologies to meet demand in high traffic *ad-hoc* networks are also required [6, 7].

Of the proposed ultra-wideband (UWB) communication standards, two are outlined in the IEEE802.15.6 standard for WBANs. Impulse radio UWB is suitable for high data rate applications, while FM-UWB is suitable for low complexity, low data rate receivers in crowded environments [8]. FM-UWB also allows multiple sub-channels to be used within the same main channel, increasing spectrum efficiency.

FM-UWB has the output power limited to -41 dbm/MHz, meaning large channel bandwidth must be used to increase the

range of communications [2, 9, 10]. Using 500 MHz channels allows -14 dBm of total output power to be transmitted. As shown in Fig. 1a, the data is encoded into the frequency of a sub-carrier, which modulates the frequency of the carrier signal. By sweeping the carrier frequency across the entire 500 MHz channel, the output power is kept within the Federal Communications Commission (FCC) mask [11] while allowing maximum total transmitted power. By encoding data in the sub-carrier, multiple channels can use the same RF band without interference [2, 12–14]. The modulation is shown in Fig. 2.

The receiver portion for FM-UWB is based on an RF amplifier or filter that introduces a slope in the frequency response. The amplifier or filter converts the FM wireless signal to an amplitude modulated (AM) signal from which the sub-carrier is recovered using an envelope detector. The process is illustrated in Fig. 1b.

The early work in this variety of FM-UWB communicating was done by Long and co-workers [2, 16]. Some improvements in digital calibration were made in [17], eventually bringing the receiver power down below 1 mW [13]. The work by Kopta *et al.* in [14] cites even lower power consumption by using a super-heterodyne architecture to amplify the incoming signal below the carrier frequency at the cost of increased circuit complexity.

A further benefit of FM-UWB is the receiver does not require a phase locked loop (PLL) to function [2, 18].

The design presented here has a higher power consumption and lower data rate than [14], but uses a less expensive technology and is optimised for a fast start-up and duty cycling. What makes this




Fig. 1 Block diagram for FM-UWB transceiver

(a) An FM-UWB transmitter block diagram, (b) Block diagram for FM-UWB receiver front end. The constant amplitude input signal is converted to an amplitude modulated signal and the resultant AM signal is passed through an envelope detector [15]




Fig. 2 FM-UWB transmitter implemented using a sub-carrier oscillator to modulate an RF oscillator and produce a constant envelope output signal [15]




Fig. 3 Various choices for the design of individual amplifier stages to be used in cascade are

(a) Inductive loading, (b) Symmetric push-pull inverter, (c) Asymmetric push-pull inverter, (d) Pfet resistive loading




Fig. 4 Simulation results for three cascaded stages of the amplifiers in Fig. 3b-d. All stages consume 100 μ W of DC power

circuit unique is the elimination of a super-regenerative amplifier at the input, which requires calibration at start-up as in [12, 13, 16]. The circuit implemented here uses only a multi-stage RF amplifier and allows for a 5 μ s simulated wake up time. As the wake up time is smaller than any intended bit period, it can be thought of as a nearly instantaneous wake up, resulting in a negligible loss of transmission time.

Section 2 of the paper is the circuit design, which outlines the design of the RF amplifier, envelope detector, and intermediate-frequency (IF) amplifier. The circuit design is followed by the measurement results Section 3 which includes discussion and comparison to state-of-the-art. Section 4 is the conclusion, and then acknowledgements are made in Section 5.

2 Circuit design

The overall block diagram and example demodulations signals are shown in Fig. 1b. As previous designs used super-regeneration to achieve high gain, an attempt was made here to use a single gain path, reducing the need for tuning or calibration within the amplifier circuit.

Several options for low power amplifier stages are shown in Fig. 3. The inductive loading in Fig. 3a provides the best performance in terms of gain, noise figure, and power consumption, but at the cost of die area and circuit stability. The balanced push-pull inverter in Fig. 3b allows the current through the circuit to be reused twice, but the larger pfet transistor introduces more significant parasitics than an nfet transistor due to less electron mobility. By scaling the pfet device to be of equal size to the nfet device as shown in Fig. 3c, the parasitics are reduced by around 50% while the transconductance is reduced by just 33%. Using the pfet as only a load biased by the full supply voltage in Fig. 3d, the required size of the pfet is further reduced cutting parasitics from the symmetric case by around 70% while transconductance is reduced by 50%.

In a simple amplifier model considering only the parasitic capacitance and transconductance, cases (a), (b), and (c) compare as follows.

Each nfet has 1 arbitrary unit of transconductance, and one unit of capacitance. Each identically sized pfet has one-third the transconductance, but the same unit of capacitance. A pfet sized 3 \times larger has a single unit of transconductance, but three units of capacitance.

The transconductance-to-capacitance ratio is given by

$$\frac{gm}{C_p} = \frac{gm_n + gm_p}{C_n + C_p} \quad (1)$$

For each describes amplifier stage the ratios are as follows:

$$\frac{gm_n + gm_p}{C_n + C_p} = \frac{1 + 1}{1 + 3} = 1/2 \quad (2)$$

$$\frac{gm_n + gm_p}{C_n + C_p} = \frac{1 + 1/3}{1 + 1} = 4/6 \quad (3)$$

$$\frac{gm_n + gm_p}{C_n + C_p} = \frac{1 + 0}{1 + 1/5} = 5/6 \quad (4)$$

Amplifiers are set up using three cascaded stages of the amplifiers in Figs. 3b-d and the simulated gain is shown in Fig. 4. The mismatched gm in designs (c) and (d) reduce the DC gain of the circuit, but at high frequency the small pfet design in Fig. 3d shows higher gain by 7 dB at 4.0 GHz.

2.1 RF front-end amplifier

The circuit for the front-end RF amplifier is shown in Fig. 5. The signal is first amplified passively by the resonance of inductor L_r and parasitic capacitances at the gate of M2. The passive gain, similar to that shown in [19], is given by

$$\frac{V_g}{V_i n} = \frac{(1/j\omega C_{eq})}{j\omega L_r + R_p + (1/j\omega C_{eq})} \quad (5)$$

where L_r is the series inductance to the gate of M2 and C_{eq} is the equivalent capacitance at node V_g . Inductor L_r is tuned for resonance with C_{eq} , cancelling the reactive components in the denominator to give

$$\frac{V_g}{V_{in}} = \frac{(1/j\omega C_{eq})}{R_p} = -\frac{j\omega L_r}{R_p} = -jQ_L \quad (6)$$

where Q_L is the quality factor of inductor L_r .

The passive gain is affected by the Miller effect at the first stage, so a cascode structure with inductive loading is used. The inductor is tuned for self-resonance at the same frequency as the passive gain to provide a narrowband peak in the overall amplifier gain. M2 is sized at only 10 μ m while M1 is 25 μ m. This way, M2 acts as a cascode buffer while M1 provides amplification at the resonant frequency of inductor L_{dd} . The cascode structure also provides reverse isolation to improve the stability at the first stage. The following three stages are identical and are optimised for the highest possible gain. Resistors in the IBM 130-nm technology are larger than Pfet transistors to achieve the same resistance, so loading is implemented with pfet transistors biased in the triode region. The VSG bias voltage is the full 1.0 V difference from VDD to ground. By using a maximum bias voltage, the transistors can be as small as possible and have the lowest possible parasitic capacitance at the drain. The first stage is externally biased with VG1 through transistor M9. A 10 pF on chip capacitor (not shown) is included to filter the bias pad. Each of the three subsequent stages is biased at VG2 with a separate pad and is individually decoupled. All component values for the circuit are summarised in Table 1. The method used by Saputra and Long [13, 16] is to include a super-regenerative RF amplifier, biased on the edge of instability. The four-stage RF amplifier presented here has 48 dB of gain and a slope of -140 dB/decade as shown in Fig. 6. This corresponds to -15 dB of roll off across a 500 MHz channel. The capacitors $Cb1$, $Cb2$, and $Cb3$ are identical and small enough to effect the rising slope of the frequency response, producing a sharp cut off in both directions around the gain peak. Transistors M9-M12 are included only for biasing purposes, as the pfet transistors provide a high impedance while introducing fewer parasitics than any resistor within the technology. The actual resistance value must be over 100 k Ω for the shunt conductance to be negligible. At start-




Fig. 5 Circuit schematic for FM-UWB front-end amplifier

Table 1 Component parameters for the front end amplifier

Transistor	M1	M2	M4,6,8	M3,5,7	M9–M12
width, μm	25	10	5	1	0.2

Component	C_{tune}	C_{bb}	L_r	L_{dd}	C_{b1-3}
value	42–117 fF	10 pF	11 nH	11 nH	200 fF




Fig. 6 Voltage gain for front end RF amplifier for FM-UWB demodulation. The gain peaks at 48 dB after parasitics extraction and has a steep roll off of -140 dB/decade

up, the biasing transistors M9–M12 reverse drain/source orientation to enable faster charging than is available using resistors. As the gates of M4, M6, and M8 charge to the DC bias level, the biasing transistors transition to the triode region to provide the high required impedance. A test simulation is set up for a case where a 500 k Ω resistor is in series with a 1 pF capacitor being charged with a bias of 500 mV. At bias, the transistor models 500 k Ω of resistance, but charges two times faster than the resistor, as shown in Fig. 7. The work in [20] is designed to enable duty cycling with 2 dB better sensitivity but consumes ten times the DC power during operation.

2.2 Envelope detector

The front-end amplifier is followed by the envelope detector and IF amplifier in Fig. 8, with component values in Table 2. The output includes an on-chip buffer to connect to an external oscilloscope. The buffer power consumption is not included in the total. The envelope detector at M2 is biased externally at 0.3 V, while the IF




Fig. 7 Simulation of a biasing resistor implemented using a transistor to enable faster start-up time

amplifier stage includes feedback transistors for self biasing. The signal passes through DC blocking capacitor C_{bb} while transistor M4 acts as a biasing resistor. Implementing the resistance as a transistor results in the lower capacitive loading compared to available technology resistors, similar to the biasing of the front RF amplifier. Envelope detection is implemented at transistor M2 by applying the input to the gate of M2 and taking the rectified output at the drain, as in [19, 21, 22]. The envelope detector is biased with 10 μA of current while the IF amplifiers consume 5 μA each. At start-up, V_{DD} and V_{ed} can rise quickly, causing biasing transistor M4 to operate in the strong inversion region and quickly transfer charge to the gate of M2. As the gate of M2 charges, the drain-source voltage of M4 approaches zero and the transistor enters the triode region to provide the desired high-pass filter to the gate of M2. C_{bb} and the 10 k Ω resistance of M4 provide a cutoff of 500 MHz. The cutoff should be as high as possible without interfering without degrading the output of the amplifier, or around 2 GHz. However, 200 fF is close to the minimum capacitor available so it cannot be significantly reduced. To reduce the steady-state impedance of M4 would decrease the loading seen by the amplifier and degrade the output signal, so a trade-off is made. Similarly, the transistors M9–M12 in Fig. 5 transition from idle to strong inversion to the triode region for quick start-up. The gates of M5,




Fig. 8 Circuit schematic for envelope detector and IF amplifier

Table 2 Component parameters for the envelope detector and IF amplifier

Transistor	M1	M2	M3, M4	M5, M7
width, μm	1.0	4.0	0.3	3.0

Transistor	M6, M8	M9–M12	M13	M14
width, μm	0.8	0.3	6.0	2.0

Component	C_{bb}, C_1	C_{env}	C_{b1}, C_{b2}	C_{fb1}, C_{fb2}
value	200 fF	2.0 pF	0.5 pF	1.0 pF




Fig. 10 Measured tunable input match to the front end of the circuit




Fig. 9 Micrograph of the 1 mm \times 1 mm fabricated chip. Measurements were performed on the loose die using a microscope and probe station

M6 are initially at zero, but as V_{DD} rises, the inversion causes the output of M5, M6 to also rise, and current flows through the feedback path M9, M10 to charge the gates. As the gate voltage of M5, M6 approaches the drain voltage, the stage becomes a standard inverter with self-biasing feedback. C_{fb1} and C_{fb2} further reduce the gain of the feedback path, reducing the total loop gain and improving stability during steady-state operation Table 2.

2.3 Sensitivity

In [23] it is found that the sensitivity signal-to-noise ratio (SNR) of an envelope detection circuit can be expressed as

$$\text{SNR} = \frac{i_s^2}{i_n^2} = \frac{V_s^4 C_{env}}{10k_B T V_T^2} \quad (7)$$

where i_n^2 and v_n^2 are the thermal noise power expressed by current or voltage, respectively, and referred to the receiver input. V_s is the amplitude of the input signal voltage, C_{env} is the enveloped detection capacitor, k_B is Boltzmann's constant, T is the temperature in Kelvin, and V_T is the thermal voltage. V_T is calculated by $V_T = nk_B T/q$, where $1 < n < 2$, and q is the elementary charge.

Rearranging (7) gives

$$V_s = \sqrt[4]{\frac{10k_B T V_T^2 \text{SNR}}{C_{env}}} \quad (8)$$

Substituting $n = 2$, $k_B = 1.38 \times 10^{-23}$, $q = 1.6 \times 10^{-19}$, $T = 300$ K, $\text{SNR} = 12$, and $C_{env} = 2$ pF gives $V_s = 5.1$ mV, or -36 dBm across a 50Ω load. Applying the 48 dB gain at the front end with a simulated 10 dB noise figure brings this to -71 dBm.

3 Measurement results

The circuit was fabricated in the IBM 130-nm CMOS technology and measured on the loose die as shown in Fig. 9. The chip also includes an envelope detector and IF amplifier at the output of the RF amplifier. The front end of the circuit is tunable, as shown in Fig. 10. The applied bias voltage to M2 effects the DC bias across varactor C_{tune} , giving different responses depending on where the receiver is on (solid lines) or off (dashed lines). An on chip buffer is included to couple with external measurement equipment. The power consumption of the on chip buffer is not included in the total.

The setup used to test the chip is shown in Fig. 11. For testing, the control voltages VG1 and VG2 are set to the nominal values of




Fig. 11 Test set up for FM-UWB receiver




Fig. 12 Sample of sub-carrier output of chip at 100 kHz with VCO modulation voltage as a reference. The transmitter and receiver block diagrams are included for clarity. The input power level is -68 dBm

0.55 and 0.5 V, respectively. Modulation was achieved by applying a triangular wave to a 2.5–5.1 GHz Voltage Controlled Oscillator (Synergy DCYS250510). The input signal was split to enable constant monitoring of the signal being applied to the DUT. The triangular wave was tuned to produce a constant power spectral density between 3.2 and 3.7 GHz. When the 3.7–4.2 GHz channel is used, the sensitivity decreased to -66 dBm.

Sensitivity is measured using an oscilloscope. The sensitivity comes from an SNR of 12 W/W where the measured output voltage amplitude is at least 3.5 V/V times higher than the displayed noise fluctuations. The receiver performs for -68 dBm input RF power modulated at 100 kHz while consuming 0.6 mW of power. An example of the recovered analogue sub-carrier is shown in Fig. 12. The measured receiver is 3 dB worse than the simulated value for the output of the envelope detector. The difference is attributed to the $1/f$ noise added by the IF amplifier. If the modulation frequency is increased to 500 kHz, the sensitivity drops to -60 dBm.

The receiver performance is summarised with the state-of-the-art in Table 3. The cost–power product is calculated as

$$\text{cost} = 10 \log \left(\frac{(\text{Technology})}{(\text{DCpower})(\text{ICarea})} \right) [\text{dB}] \quad (9)$$

where technology is in nm, DC power is in μW , and IC area is in mm^2 .

4 Conclusion

The chip uses only standard analogue functionality without digital calibration to achieve a fast wake up time for duty cycled applications. It shows that high RF gain can be achieved with low power and without the use of positive feedback as in super-regeneration.

5 Acknowledgments

This work was funded, in part, by a grant from NSERC. Sean Whitehall was the recipient of one NSERC Canadian Graduate Scholarship and three Ontario Graduate scholarships. The circuit was simulated and fabricated using services provided by CMC Microsystems.

Table 3 Performance comparison of measured FM-UWB receivers to date

Ref.	This work	[8]	[24]	[12]	[25]	[20]	[16]
technology, nm	130	65	180	90	65	180	65
centre frequency, GHz	3.7	4.0	3.9	4.0	3.75	3.7	4.5
supply voltage, V	1.0	1.0	1.8	1.0	1.0	1.6	1.0
DC power, μ W	600	432	13,500	580	3800	7200	2200
sensitivity, dBm	-68	-70	-70	-80	-78	-70	-87
bit rate, kbps	50	100	100	200	100	50	100
IC area, mm ²	0.4	3.0	1.0	0.4	1.5	2.2	0.6
cost-power product, dB	-2.7	-13.0	-18.7	-4.1	-9.4	-19.4	-13.1

6 References

- [1] Tan, X., Sun, Z., Jornet, J.M., *et al.*: 'Increasing indoor spectrum sharing capacity using smart reflect-array'. 2016 IEEE Int. Conf. Communications (ICC), May 2016, pp. 1–6
- [2] Gerrits, J.F.M., Farserotu, J.R., Long, J.R.: 'FM-UWB: A low-complexity constant envelope LDR UWB approach'. 13th IEEE Int. Conf. Electronics, Circuits and Systems, 2006, ICECS '06, December 2006, pp. 797–801
- [3] Borges, L.M., Chávez-Santiago, R., Barroca, N., *et al.*: 'Radio-frequency energy harvesting for wearable sensors', *Healthc. Technol. Lett.*, 2015, **2**, pp. 22–27
- [4] Abdul Rahman, Z.H., Khir, M.H.M., Burhanudin, Z.A., *et al.*: 'Design of CMOS based thermal energy generator for energy harvesting'. 2014 5th Int. Conf. Intelligent and Advanced Systems (ICIAS), June 2014, pp. 1–6
- [5] Monfray, S., Puscasu, O., Savelli, G., *et al.*: 'Innovative thermal energy harvesting for zero power electronics'. 2012 IEEE Silicon Nanoelectronics Workshop (SNW), June 2012, pp. 1–4
- [6] Nguyen, T.D., Khan, J.Y., Ngo, D.T.: 'An adaptive mac protocol for RF energy harvesting wireless sensor networks'. 2016 IEEE Global Communications Conf. (GLOBECOM), December 2016, pp. 1–6
- [7] Atat, R., Chen, H., Liu, L., *et al.*: 'Fundamentals of spatial RF energy harvesting for D2D cellular networks'. 2016 IEEE Global Communications Conf. (GLOBECOM), December 2016, pp. 1–6
- [8] Kopta, V., Barras, D., Enz, C.C.: 'An approximate zero if FM-UWB receiver for high density wireless sensor networks', *IEEE Trans. Microw. Theory Tech.*, 2017, **PP**, (99), pp. 1–12
- [9] Saputra, N., Long, J.R.: 'A fully-integrated, short-range, low data rate FM-UWB transmitter in 90 nm CMOS', *IEEE J. Solid-State Circuits*, 2011, **46**, (7), pp. 1627–1635
- [10] Ullah, S., Chen, M., Kwak, K.: 'Throughput and delay analysis of IEEE 802.15.6-based CSMA/CA protocol', *J. Med. Syst.*, 2012, **36**, (6), pp. 3875–3891
- [11] Federal Communications Commission: 'Fcc 02-48: In Revision of Part 15 of the Commission's Rules Regarding Ultra-Wideband Transmission Systems, ET Docket 98-153, April 2002, p. 26
- [12] Saputra, N., Long, J.R., Pekarik, J.J.: 'A low-power digitally controlled wideband FM transceiver'. 2014 IEEE Radio Frequency Integrated Circuits Symp., June 2014, pp. 21–24
- [13] Saputra, N., Long, J.R.: 'A fully integrated wideband FM transceiver for low data rate autonomous systems', *IEEE J. Solid-State Circuits*, 2015, **50**, (5), pp. 1165–1175
- [14] Kopta, V., Barras, D., Enz, C.C.: 'A 420 μ W, 4 GHz approximate zero if FM-UWB receiver for short-range communications'. 2016 IEEE Radio Frequency Integrated Circuits Symp. (RFIC), May 2016, pp. 218–221
- [15] Whitehall, S.E., Saavedra, C.E.: 'A compact 640 μ W FM ultra-wideband transmitter', *IET Circuits, Devices, Syst.*, in press
- [16] Saputra, N., Long, J.R.: 'A short-range low data-rate regenerative FM-UWB receiver', *Trans. IEEE Microw. Theory Tech.*, 2011, **59**, (4), pp. 1131–1140
- [17] Zhou, B., Chen, F., Rhee, W., *et al.*: 'A reconfigurable FM-UWB transceiver for short-range wireless communications', *IEEE Microw. Wirel. Compon. Lett.*, 2013, **23**, (7), pp. 371–373
- [18] Thirunarayanan, R., Ruffieux, D., Enz, C.: 'Enabling highly energy efficient WSN through PLL-free, fast wakeup radios'. 2015 IEEE Int. Symp. Circuits and Systems (ISCAS), 2015, pp. 2573–2576
- [19] Whitehall, S., Saavedra, C.E.: 'A very high-sensitivity CMOS power detector for high data rate biotelemetry applications'. 2014 IEEE 12th Int. New Circuits and Systems Conf. (NEWCAS), June 2014, pp. 145–148
- [20] Zhou, B., Qiao, J., He, R., *et al.*: 'A gated FM-UWB system with data-driven front-end power control', *IEEE Trans. Circuits Syst. I, Regul. Pap.*, 2012, **59**, (6), pp. 1348–1358
- [21] Wada, T., Ikebe, M., Sano, E.: '60-GHz, 9- μ W wake-up receiver for short-range wireless communications'. 2013 Proc. of the ESSCIRC (ESSCIRC), 2013, pp. 383–386
- [22] Zhou, Y., Chia, M.Y.W.: 'A low-power ultra-wideband CMOS true RMS power detector', *IEEE Trans. Microw. Theory Tech.*, 2008, **56**, (5), pp. 1052–1058
- [23] Whitehall, S.E., Saavedra, C.E.: '1.5 μ W wake-up-receiver for biotelemetry applications', *Microw. Opt. Technol. Lett.*, 2017, **59**, (11), pp. 2884–2890
- [24] Zhou, B., Chiang, P.: 'Short-range low-data-rate FM-UWB transceivers: overview, analysis, and design', *IEEE Trans. Circuits Syst. I, Regul. Pap.*, 2016, **63**, (3), pp. 423–435
- [25] Chen, F., Zhang, W., Rhee, W., *et al.*: 'A 3.8-mW 3.5 μ W; 4-GHz regenerative FM-UWB receiver with enhanced linearity by utilizing a wideband LNA and dual bandpass filters', *IEEE Trans. Microw. Theory Tech.*, 2013, **61**, (9), pp. 3350–3359