

Coherent BPSK Demodulator MMIC Using an Anti-Parallel Synchronization Loop

You Zheng and Carlos E. Saavedra

Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada

Abstract — A coherent BPSK demodulator using an anti-parallel synchronization loop is successfully implemented in a 0.18 μm CMOS monolithic-microwave-integrated-circuit (MMIC). Due to the novel concept of the anti-parallel synchronization method, the demodulator only requires a differential VCO as opposed to a quadrature VCO as in the Costas Loop, thereby saving considerable chip space. The fabricated demodulator works at a carrier frequency of 2.7GHz and has been tested at data rates of up to 7Mbps. The circuit measures 1.0 mm^2 including the bonding pads and consumes 151 mW of power.

Index Terms — Demodulation, MMICs, phase locked loops, phase shift keying, synchronization.

I. INTRODUCTION

Phase-shift keying (PSK) modulation is used in many wireless communication systems. Binary phase-shift keying (BPSK), for example, has been adopted in RF networks using IEEE802.11a and IEEE802.11b [1], and satellite systems such as the International Maritime Satellite (INMARSAT) System [2] and the Global Positioning System (GPS)[3]. The BPSK scheme is also used in Radio Frequency Identification (RFID) systems [4].

This paper presents a coherent BPSK demodulator using a novel anti-parallel synchronization loop, which is successfully integrated in a monolithic-microwave-integrated-circuit (MMIC) using CMOS technology.




Fig. 1. Block diagram of the BPSK demodulator MMIC.

Compared to the other coherent BPSK demodulator techniques using the squaring loop [5], the re-modulator loop [6], and the Costas loop [7], the proposed demodulator is quite different in its approach. With respect to the Costas Loop, one important feature of this new demodulator is that it does not require a physically large quadrature VCO, instead it only needs a differential VCO. This results in a compact demodulator MMIC. The rest of this paper is organized as follows. The coherent BPSK MMIC with its implementation details is described in Section II and the demonstration from its measurement is presented in Section III. Section V concludes this paper.

II. MMIC COHERENT BPSK DEMODULATOR

A block diagram of the novel anti-parallel-loop BPSK demodulator is presented in Fig. 1. It comprises an active balun, an anti-parallel dual loop, and a control network. The balun is to convert the received BPSK signal to the required differential signal for the double-balanced Gilbert-Cell phase detector. The dual loop after the balun contains two phase-locked loops (PLL) that share a differential VCO and are controlled by the control network. There is 180° phase difference between the two phase-locked loops, and thus the name “anti-parallel” dual loop. In one of our previous works [8] we demonstrated a proto-type of this circuit using low-frequency (i. e., baseband) packaged components. In this paper, we describe the unique monolithic implementation of the circuit at a microwave carrier frequency of 2.7 GHz.

The concept of this demodulator is that with a proper control of the two NMOS switches by the differential comparator in the control network, the anti-parallel dual loop with 180° phase difference can offer the locking to the received BPSK signal, in which the carrier signal also switches its phase by 180° in accordance with the data. For example, when the received BPSK signal is at 0° phase, the upper switch closes and the lower switch opens, and the detector output of the upper loop is fed to the VCO and the upper loop operates like a PLL (a locking loop) in this case. When the received BPSK signal switches its phase to 180°, the upper switch opens and the

not only simplifies the circuitry, but also reduces the possibility of any mismatch between the two DC offsets. The current mirrors used for the tail currents in the multipliers are also combined in the same way to achieve symmetry between the two phase detectors.

A complementary cross-coupled topology is adopted to implement the differential VCO, as shown in Fig. 4. Its




Fig. 3. The Gilbert-cell multiplier with a voltage summer.




Fig. 4. The complementary differential VCO.




Fig. 5. The differential comparator and the two switches

gain is controlled through the bottom transistor T_{19} . The cross-coupled topology is preferred here due to its relatively good phase noise and ease of implementation [10]. An on-chip spiral inductor L (2 nH) and a MOS-varactor network compose the LC resonator for the VCO, which is designed to work at 2.7 GHz. The varactor network includes two identical varactors (C_V) biased by three high-value resistors $R_{V1} \sim R_{V3}$, two series capacitors C_S and one parallel capacitor C_P . The series capacitors (C_S) block any DC voltage from the transistors to make the frequency control independent from the gain control by T_{19} . The parallel capacitor C_P is introduced to reduce the varactors' tuning range versus their tuning voltage V_A , in order to lower the VCO's gain constant for the optimization purpose of the damping-factor in (1). With the cutoff frequency of the LPFs ($2\pi \times 33$ Mrad/sec) and the phase detector gain (1.2 volt/rad), a gain constant of 86 Mrad/sec/volt is selected for this VCO (including the voltage attenuator) to achieve the optimal damping factor. A large output of the VCO is not pursued in this demodulator because a large output could overdrive the Gilbert multipliers. This simplifies the other design issues of this VCO, such as its Q factor.

The control network in the demodulator controls the dual loop. It consists of two NMOS switches, a differential comparator, and an inverter for the data output. The differential comparator and the NMOS switches are presented in Fig. 5. Two single NMOS transistors (T_{23} and T_{24}) are used as the switches. Their control signals come from the differential comparator that contains a differential pair ($T_{19} \sim T_{20}$) and two common-source amplifiers ($T_{21} \sim T_{22}$). The differential pair and the two amplifiers are biased at their threshold regions to achieve high gain, and thus high sensitivity for this comparator.

The BPSK demodulator shown in Fig. 1 was implemented in an MMIC using the described components. Compared with the Costas loop demodulator [7] that is quite common in current communications receivers, the proposed demodulator eliminates the need for a 90° phase shift in the local oscillator, which would require either a phase shifter or a quadrature VCO. In either case, the result is the increased size and power consumption. Furthermore, the Costas loop demodulator requires a third multiplier and a third loop filter at the VCO input to correct the sign of the phase error from its locking loop [7], [11], [12]. The third loop filter not only increases the circuit size by its passive devices, but also introduces more delay. Equation (1) would have to be changed to include the effect of this third loop filter, which makes the design more complex. In the proposed demodulator, instead of the third multiplier and the third

loop filter, two NMOS switches and a differential comparator are used, which are more compact and easier to design. The Costas loop demodulator also requires a summer to combine its dual loop's outputs for its demodulated data [7], which is not required in the proposed demodulator.




Fig. 6. The microphotograph of the fabricated BPSK demodulator MMIC under test




Fig. 7. The top trace is the input random data stream at the modulator and the bottom trace is the demodulated data using the anti-parallel synchronization loop. The data rate is 2 Mbps.

III. MEASUREMENT RESULTS

The proposed coherent BPSK demodulator was fully integrated in an MMIC using $0.18\ \mu\text{m}$ CMOS technology without any external passive components (e.g. inductor coils, capacitors, crystals). Fig. 6 shows a microphotograph of the fabricated demodulator MMIC under test. The whole demodulator system is compact and it measures $1\ \text{mm}^2$ including the bonding pads.

A BPSK signal was generated for the demodulator input using a commercial bi-phase BPSK modulator, in which a 2.7 GHz carrier signal was used along with a random data stream. The generated BPSK signal (-13.5dBm) was then fed to the demodulator MMIC for the demodulation test.

The demodulation test was successful. Fig. 7 shows the measured random data carried on the received BPSK signal and the successfully demodulated data by the demodulator MMIC at a data rate of 2 Mbps. Comparison of the two data streams in the figure shows clearly that all the random data bits were demodulated properly. This demodulator MMIC was tested at data rates of up to 7Mbps and it performed quite well. The required minimum power of the input BPSK signal in the test is -20 dBm, which is the input sensitivity of this MMIC demodulator. The total DC power consumption of this MMIC demodulator is 151 mW.

IV. CONCLUSION

An MMIC coherent BPSK demodulator was successfully implemented based on our previously-proposed demodulator concept. Its compact structure and ease of implementation make it a good candidate for the potential applications in GPS receiver systems and RFID tag reader systems.

REFERENCES

- [1] A. Matsuzawa, "RF-SoC—expectations and required conditions," *IEEE Trans. On Microwave Theory and Tech.*, vol. 50, No. 1, pp. 245-253, Jan. 2002.
- [2] B. Ackroyd, *World Satellite Communications and Earth Station Design*, Boca Raton, FL: CRC Press, 1990, pp. 164-173.
- [3] A. Leick, *GPS Satellite Surveying*, Hoboken, NJ: John Wiley and Sons, 2004, pp. 76-80.
- [4] R. Want, "An introduction to RFID technology," *IEEE Pervasive Computing*, vol. 5, pp. 25-33, Jan.-Mar. 2006.
- [5] D. R. Stephens, *Phase-locked Loops for Wireless Communications*, Kluwer Academic Publishers, 1998, pp. 312-320 and pp. 31.
- [6] T. Shimamura, "On False-Lock Phenomena in Carrier Tracking Loops," *IEEE Trans. on Comm.*, vol. 28, pp. 1326-1334, Aug. 1980.
- [7] J. Costas, "Synchronous Communications," *IEEE Trans. on Comm.*, vol. 5, pp. 99-105, Mar. 1957.
- [8] Y. Zheng and C. E. Saavedra, "A BPSK demodulator circuit using an anti-parallel synchronization loop," *IEEE International Symposium on Circuits and Systems (ISCAS)*, vol. 6, pp. 5433-5436, May 2005.
- [9] T. Tokumitsu, A. Oya, K. Sakai, and Y. Hasegawa, "A K-band bi-phase modulator MMIC for UWB application," *IEEE Microwave and Wireless Components Letters*, vol. 15, issue 3, pp. 159-161, March 2005.
- [10] A. Hajimiri and T. H. Lee, "Design issues in CMOS differential LC oscillators," *IEEE Journal of Solid-State Circuits*, vol. 34, pp. 717-724, May 1999.
- [11] L. E. Franks, "Carrier and bit synchronization in data communication—a tutorial review," *IEEE Trans. on Communications*, No. 8, pp. 1107-1121, August 1980.
- [12] R. E. Best, *Phase-Locked Loops: Design, Simulation, and Applications*, New York: McGraw-Hill, 1999, pp. 269.