

A Very High-Sensitivity CMOS Power Detector for High Data Rate Biotelemetry Applications

Sean Whitehall and Carlos E. Saavedra

Gigahertz Integrated Circuits Group
Department of Electrical and Computer Engineering
Queens University, Kingston, Ontario, Canada K7L 3N6
8sew@queensu.ca, saavedra@queensu.ca

Abstract—This paper presents a microwave power detector for an on-off keying (OOK) receiver for biotelemetry. The detector is designed using 130 nm CMOS technology and it consists of a high-gain inverting amplifier biased at the edge of turn-on and a low-frequency comparator circuit. The detector is designed to operate at 7.6 GHz and simulation results show that it has a sensitivity of -55 dBm while drawing just 9.3 μ A from a 1 V supply. Furthermore, the detector can operate at bit rates of up to 100Mbps.

I. INTRODUCTION

In the design of microelectronic circuits for body area networks and related biotelemetry applications, minimizing the consumption of dc power is a dominant design constraint. One way to reduce the power draw of a biotelemetry receiver is to use a wake-up circuit (WuC) that is constantly listening for data transmissions and when a transmission is detected the WuC turns on the full receiver. A key component of the WuC is the power detector. This power detector must be able to pick up very weak microwave signals and it must also consume very low amounts of dc power. This paper is about the design and implementation of such a power detector.

In general, power detection involves taking a high frequency signal and producing a low frequency signal proportional to the amplitude or power of the input signal, from this low frequency signal the power of the RF signal is easily determined. The most basic power detection (or envelope detection) is implemented by feeding the RF signal through a rectifying diode (or transistor) and placing an RC load after the diode. The RC time constant must be short enough to track the changes in the RF signal's envelope yet long enough to filter out the fast RF oscillation.

For detecting very weak signals, power detectors include a frequency conversion step where the RF signal is mixed with a local oscillator (LO) tone to produce a low-frequency IF signal that is subsequently amplified. The IF goes through the standard power detector described above and knowing the conversion loss of the mixer and the gain of the amplifier, the power of the original RF signal is determined. The drawback of this approach is that the LO and mixer consume a good amount of dc power, which is inconvenient for biotelemetry systems with WuC [1].

A CMOS power detector design that has become common in recent years is shown in Fig. 1. It uses a differential amplifier topology but the RF input is connected in single-ended fashion to one of the amplifier inputs. This implementation yields a DC term proportional to the square of the input signal, while the capacitors filter out high frequency content. Analysis of the circuit is shown in more detail in [2].




Fig 1. Typical envelope detector for low power signals.

The topology presented in this paper connects the negative output to VGS, creating a single ended output relative to the DC bias point and allowing the circuit to bias itself. What makes this circuit original is the sheer simplicity of it and the possible bit rate that comes from such simplicity.

II. CIRCUIT ARCHITECTURE

The circuit proposed in this paper is shown in Figure 2. It consists of an impedance matching network, an RF amplifier biased in the nonlinear region of its transfer function and a voltage comparator. The impedance matching circuit is a simple L-C circuit designed to resonate and maximize the RF voltage component of V_g at the input of the amplifier. The RF amplifier is intentionally biased to introduce nonlinear distortion and produce a shift in the average value of its output voltage (V_a), which is detected and amplified by the voltage comparator.




Fig 2. Overall Circuit architecture.

Using the assumption that the gate impedances of M1 and M2 in Fig. 2 are very large, the voltage expression for V_g as a function of the input RF voltage is

$$V_g = \frac{j\omega L_r + R_p}{j\omega L_r + R_p + \frac{1}{j\omega C_r}} V_{in} \quad (1)$$

where R_p is the parasitic resistance of inductor L_r . At resonance this reduces to $V_g = (jQ_{L0} + 1)V_{in}$, where Q_{L0} is the quality factor of inductor L_r at the resonant frequency. At 7.6 GHz, the input impedance only is given by R_p , so a large inductor is chosen to provide a 50 Ohms resistance. The passive gain for the network is found to be 6.8 V/V or 16.5 dB.

The RF nonlinear amplifier is a simple pair of cascaded CMOS inverters biased at the lower turn on point. Figure 3 shows how applying an RF signal to the input causes a shift in the average of the output voltage. This allows a high frequency signal to produce a low frequency component corresponding to its envelope, which can then be detected by the comparator stage. Both stages (M1-2 and M3-4) draw 2.1 μ A of current for a total of 4.2 μ A.

At 7.6 GHz, the output of M1/M2 is also affected by rise and fall times. M1 and M2 are mismatched to take advantage of this; the input to M3 and M4 falls faster than it rises and increases the shift in DC voltage level.

The transistor M_b in Figure 2 acts both as a collecting capacitor and as a high RF impedance. The nonlinear amplifier's transistors are biased for a total transconductance (g_m) value of 40 μ S, meaning the only way to achieve gain is through high total output impedance (>25 K Ω). Practically, impedance above 100 K Ω is desired here and transistor M_b provides high RF impedance while being invisible to the DC bias voltage.




Fig 3. RF amplifier biased in its nonlinear region for envelope detection.

The voltage comparator compares the average value of V_a against the threshold switching voltage of the inverter stages. This threshold voltage is indicated by the DC bias point in Fig 3. If all inverter stages would have the same lower threshold. The Width of M5 is increased to 175 nm to shift the threshold of the DC comparator upwards. This way, the output V_{out} will stay tied to 0 when there is no input but will switch to logic 1 when enough power is detected. Reducing this extra threshold improves sensitivity, but also increases the risk of false detection and represents an engineering tradeoff. The transistors M5 and M6 draw 2.3 μ A of DC current while M7 and M8 draw 1.8 μ A. The four remaining transistors M8-M12 draw only a few nanoamps of continuous current; these inverters can be treated as a purely digital circuit.

The bias voltage V_{bias} is realized using 4 cascaded transistors and a 2 pF capacitor. This setup consumes 1 μ W of power and is included in the 9.3 μ W power total. A

resistive divider could be effective, but the bias voltage requires too low of a tolerance and determines the sensitivity of the receiver.

It would seem intuitive that the 1 pF DC blocking capacitor would also block the average shift in V_a . This is not an issue in practice however; the product of the 1pF capacitance and the impedance through transistor M_b is very large compared to the intended bit period. Impedance across M_b in gigaohms yields a time constant in milliseconds, several orders of magnitude above the ten nanosecond bit period. The capacitor also has a chance to discharge whenever logic 0 is being received.

The total DC current draw is the sum of 4.2 μA for the RF amplifier, 4.1 μA for the DC comparator, and 1.0 μA for the DC biasing circuit. Using a supply voltage of 1.0 V gives a static power consumption of 9.3 μW .

III. SIMULATION RESULTS

The simulated reflection coefficient, S_{11} , is less than -40 dB at 7.6 GHz and is plotted in Fig 4. A source impedance of 50 Ohms was used for the S-parameter simulation. The inductor occupies an area of 170 x 170 μm with 7.5 turns yielding a nominal value of 4.2 nH. The Capacitor is a basic 70 fF mimcap. The input network also provides 16.5 dB of passive voltage gain due to the resonant behavior of L_r and C_r .

The nonlinearity in the RF amplifier introduces an average shift in V_a that increases with the amplitude of the input signal V_{in} . The average voltage is then fed to voltage comparator that responds to the change and amplifies it by around 100 dB, producing a signal at the digital level. The amplitude of the input voltage V_{in} , the resulting shift in V_a , and the detection voltage V_{det} are all plotted against input power in Figure 5. Figure 6 shows how the V_{det} -Pin curves shift as the input frequency deviates from 7.6 GHz. The same trends are shown in Figure 7, where the detection voltage is plotted over a frequency sweep. The curves show that the circuit is tolerant to deviations in frequency. More filtering at the input could be used to sharpen the roll-off of the curves in Figure 7. The figures show that the circuit could be used for detection down to -60 dBm, but designing for that ability requires tolerance values around 0.1% in the DC bias and inverter lower threshold voltage. The detector is more practically useful down to -55 dBm.

The waveforms for V_a and V_{in} are shown in Figure 8. The waveforms are shown for an input power of -55 dBm and a '1011' bit sequence at 100 Mbps. The average shift in V_a is amplified to V_{det} which drives the digital V_{out} , shown in Figure 9. V_{in} has an amplitude of 0.56 mV while V_a shifts by 3.8 mV. Figure 9 shows how the detection voltage and output voltage respond to a bit sequence.




Fig 4. Reflection coefficient at input of power detector.




Fig 5: V_{in} , shift in V_a , and detection voltage all plotted against input power.




Fig 6: Dependence of detection voltage on power of input signal for different input frequencies.

Table 1 summarizes the performance of this work and compares it to other work in this field. By using envelope detection without down conversion, the maximum bit rate can be pushed extremely high. This is advantageous to reduce wake-up latency and to reduce the time required for sending the more powerful wake-up signal. This work also boasts simplicity, as no external circuitry is required and it is fabricated in a standard CMOS technology.




Figure 7: Dependence of detection voltage on frequency of input signal for different input powers.




Fig 8. Waveforms for Va in response to -55dBm input power.




Fig 9: Digital level waveforms in response to -55dBm input power.

TABLE I. PERFORMANCE COMPARISON OF POWER DETECTORS IN WAKE-UP RECEIVERS.

Ref	Power (μ W)	Sensitivity (dBm)	Carrier Frequency (GHz)	Bit Rate (kbps)	Process (nm)	Chip area (mm^2)
this work	9.3	-55	7.6	100 000	130	0.1
[1]	52	-72/-70	2.0	100/200	90	0.1*
[3]	9.0	-68	60	350	180	1.1
[4]	2.4	-71	0.868	100	130	1.15
[5]	2.3	-47	2.45	200	130	0.007**
[6]	51	-80/-75 -69/-64	0.915 2.4	10/100 10/100	90	0.36
[7]	415	-87/-82	2.4	250/500	65	0.2
[8]	20	-50	2.4	50	130	/

*Excludes off-chip bulk acoustic wave (BAW) resonator.

**Excludes several mm^2 required for RF voltage transformer and external biasing circuit.

IV. CONCLUSION

A 9.3 μ W wake up receiver is simulated in 130nm CMOS technology for low power wireless communications. The receiver can operate up to 100Mbps using a carrier frequency of 7.6GHz. This represents orders of magnitude improvement in possible bit rates while drawing very low power and maintaining high sensitivity.

REFERENCES

- [1] N. M. Pletcher, S. Gambini and J. Rabaey, "A 52 μ W wake-up receiver with -72 dBm sensitivity using an uncertain-IF architecture" *IEEE J.Solid-State Circuits*, vol. 44, no.1, pp. 269-280, 2009.
- [2] Yijun Zhou; Chia, M. Y -W, "A Low-Power Ultra-Wideband CMOS True RMS Power Detector," *IEEE Transactions on Microwave Theory and Techniques*, vol.56, no.5, pp.1052,1058, May 2008
- [3] Wada, T.; Ikebe, M.; Sano, E., "60-GHz, 9- μ W wake-up receiver for short-range wireless communications," *Proceedings of the European Solid State Circuits Conference (ESSCIRC)*, 2, vol., no., pp.383,386, 16-20 Sept. 2013.
- [4] Hambeck, C.; Mahlknecht, S.; Herndl, T., "A 2.4 μ W Wake-up Receiver for wireless sensor nodes with -71dBm sensitivity," *Circuits and Systems (ISCAS), 2011 IEEE International Symposium on*, vol., no., pp.534,537, 15-18 May 2011
- [5] Nilsson, E.; Svensson, C., "Ultra Low Power Wake-Up Radio Using Envelope Detector and Transmission Line Voltage Transformer" *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol.3, no.1, pp.5,12, March 2013
- [6] X. Huang, S. Rampu, X. Wang, G. Dolmans, and H. de Groot, "A 2.4 GHz/915 MHz 51 μ W wake-up receiver with offset and noise suppression," *IEEE International Solid State Circuits Conference*, pp. 222-223, Feb. 2010.
- [7] S. Drago, D. M. W. Leenaerts, F. Sebastiano, L. J. Breems, K. A. A. Makinwa, and B. Nauta, "A 2.4GHz 830pJ/bit duty-cycled wake-up receiver with -82dBm sensitivity for crystal-less wireless sensor nodes," *IEEE International Solid State Circuits Conference*, pp. 224-225, Feb. 2010.
- [8] P. Le-Huy and S. Roy, "Low-power 2.4 GHz wake-up radio for wireless sensor networks," *IEEE International Conference. on Wireless & Mobile Computing, Networking & Communication*, pp. 13-18.M., Oct 2008