2009 International Microwave Symposium

Workshop WME



CMOS Subharmonic Mixers and Applications

Carlos E. Saavedra Associate Professor of Electrical and Computer Engineering Queen's University CANADA

Workshop Organized by: TCC-22









Outline

- CMOS SHP mixer design considerations
- Analysis of the Gilbert-Cell X2 SHP mixer
- Recent advances: X4 Subharmonic mixer
- Frequency multiplication using SHP mixers
- Conclusion





Design Considerations

- CMOS SHP mixers based on the Gilbert cell have **conversion gain**, even at high multiplication factors
- High port-to-port isolation is easily achieved using a differential circuit topology
- In contrast to diode-based SHP mixers diplexers are not needed to feed the RF and LO signals to the mixer
- These attributes, however, come at the cost of DC power consumption and lower P1dB and IIP3 relative to diodebased SHP mixers.





LO₉₀

6LO₂₇₀

LO₁₈₀

LO₀φ

 RF_{180}

 LO_0

6LO₁₈₀

LO Q

o– RF₀ IF_0

Passive CMOS SHP Mixer [1,2]

<u>Concept</u>: replace the FET switches in a ring mixer with doubler circuits

$$IF_{0} = RF_{0}[\sin(\omega_{LO}t)\sin(\omega_{LO}t + 180^{0})] + RF_{180}[\sin(\omega_{LO}t + 90^{0})\sin(\omega_{LO}t + 270^{0})] \bigcup_{\text{LO}_{270}} IF_{180}$$
$$= RF_{0}[-\sin^{2}(\omega_{LO}t)] - RF_{0}[-\cos^{2}(\omega_{LO}t)] = RF_{0}[\cos^{2}(\omega_{LO}t) - \sin^{2}(\omega_{LO}t)]$$
$$= RF_{0}\cos(2\omega_{LO}t)$$

Similarly we can show that, $IF_{180} = -RF_0 \cos(2\omega_{LO}t)$





x2 SHP mixer using a Gilbert Cell [3-5]



CMOS Subharmonic Mixers and Applications



x2 SHP Mixer Operation Details





Modeling the Conversion Gain



- Converge the two transistors in the X2 doubler network into a <u>single equivalent</u> transistor
- The drive signal of the equivalent transistor is,

 $v_{\scriptscriptstyle LOeq} \propto \cos(2\omega_{\scriptscriptstyle LO} t)$

• Analyze the resulting mixer circuit as a classic Gilbert-Cell mixer to obtain a a closed-form expression for conversion gain.





Modeling the Conversion Gain – cont'd

1



For more modeling details see Ref. [6]

$$v_{LOEQ0} \approx \frac{A_{LO}^2}{4(V_{GS(LO)} - V_t)} \cos(2\omega_{LO}t)$$

$$\mathcal{V}_{LOEQ180} \approx \frac{A_{LO}^2}{4(V_{GS(LO)} - V_t)} \cos(2\omega_{LO}t + \pi)$$

$$CG_{dB} = 20\log\left(\frac{R_d I A_{LO}^2}{4(V_{GS(RF)} - V_t)(V_{GS(LO)} - V_t)^2}\right)$$





CMOS x2 SHP Mixer Power Performance



Conversion Gain ~ 8 dB $P_{1dB,out} = -9 dBm$ OIP3 = 0 dBm







RF input match



Port Isolations

Ports	Isolation
RF–LO	$62 \ \mathrm{dB}$
LO–RF	$58 \mathrm{~dB}$
2LO–RF	$68 \ \mathrm{dB}$
RF–IF	$35~\mathrm{dB}$
LO–IF	$37 \mathrm{~dB}$
2LO–IF	$49 \ \mathrm{dB}$

Broadband input match obtained using an active balun at the RF port





x2 SHP Mixer Chip Microphotograph



RF frequency	2.1 GHz
LO frequency	1 GHz
IF frequency	100 MHz
DC Power	36 mW
Chip Size	0.42 mm ² incl. pads



mixer core



input/output active baluns







Similar x2 SHP mixer designs [3]



- RF Freq LO Freq IF Freq Conv. Gain P1dB IP3 Technology
- 930.1 MHz 465 MHz 0.10 MHz 12 dB Not reported Not reported 0.35 µm CMOS





From Ref. [3]



Similar x2 SHP mixer designs [4]



From Ref. [4]

 RF Freq
 1.90 G

 LO Freq
 0.90 G

 IF Freq
 100 M

 Conv. Gain
 7.5 dB

 P1dB
 -8 dBm

 IIP3
 -3 dBm

 Technology
 0.35 µm

1.90 GHz
 0.90 GHz
 100 MHz
 7.5 dB
 -8 dBm
 -3 dBm
 0.35 μm BiCMOS







Recent Advances: X4 Subharmonic Mixer



B. R. Jackson and C. E. Saavedra, "A CMOS Ku Band 4X Subharmonic Mixer," *IEEE Journal of Solid-State Circuits*, Vol. 43, No. 6, pp. 1351-1359, June 2008. **BOSTON MA**





The LO Multiplication Core - modeling





The LO phases in the multiplication core





Octet-phase LO signal used to generate the *4f*_{LO} signal



CMOS Subharmonic Mixers and Applications



Creating a differential at signal at $4\omega_{LO}$:





$$v_{LO}(t) = A_{LO} \sin\left(\omega_{LO}t + n\frac{2\pi}{8}\right) = A_{LO} \sin\left(\omega_{LO}t + n\frac{\pi}{4}\right) \qquad v_{4LO}(t) = v_d + i_T Z_{ind} \propto \sin\left(4\omega_{LO}t + n\pi\right)$$

n = 0, 1, 2, 3,...,7 n = 0, 1, 2, 3,...,7

At the frequency, ω , the phases are: 0, $\pi/4$, $\pi/2$, $3\pi/4$,... $7\pi/4$ At the frequency, 4ω , the phases are: 0, π , 0, π ,...

IMS 2009



LO Octet Phase Generation





Create a set of quadrature signals using a method of your choice

Generate the $\pi/4$ vector: add a 0 and a $\pi/2$ vector using an active summing junction. Repeat for the other 3 vectors. For equalizing the loading effects

IMS 2009

BOSTON MA





Fully integrated x4 SHP Mixer – I/O circuitry



RF active balun





Fully integrated x4 SHP Mixer – I/O circuitry



IF output stage: differential to single-ended conversion

IMS 2009 BOSTON MA





x4 SHP Mixer Power Performance



Conversion Gain: 6 dB → best reported to date for a x4 SHP mixer

P1dB,out: -7 dBm

RF = 12.1 GHz, LO = 3.0 GHz, IF = 100 MHz



CMOS Subharmonic Mixers and Applications



Spectral Response



Ports	Isolation
RF–LO	$43 \mathrm{dB}$
LO–RF	$71 \mathrm{dB}$
2LO–RF	$52 \mathrm{dB}$
4LO–RF	$59 \mathrm{dB}$
RF–IF	$30 \mathrm{~dB}$
LO–IF	$68 \mathrm{dB}$
2LO–IF	$55 \mathrm{dB}$
4LO–IF	$59 \mathrm{dB}$







Intermodulation Distortion Measurements



Using passive baluns will improve these values

BOSTON MA



LO Self-Mixing Performance

How to evaluate LO self-mixing behavior:

- 1) Measure the DC level at the IF port with no RF and LO input signals: V_{DC1}
- 2) Measure the DC level at the IF with an LO signal applied and no RF input signal: V_{DC2}

3) LO Self-Mixing is thus: $V_{Self-Mixing} = V_{DC1} - V_{DC2}$

LO input signal used: +10 dBm @ 3 GHz → Vrms = 707 mV

Measured self-mixing voltage at the IF port: $4.2 \text{ mV} \rightarrow 44 \text{ dB}$ "rejection"







Ku Band x4 SHP Mixer Chip



RF frequency 12.1 GHz
LO frequency 3 GHz
IF frequency 100 MHz
Noise Figure 15 dB (DSB)
Chip Size 0.72 mm² incl. pads
DC Power 5 mW (mixer core) 113 mW (full chip)







Frequency Multiplication with SHP Mixers



odd-order frequency multipliers can be conveniently designed

Frequency Tripler with Fundamental Signal Cancellation



No output filtering needed

B. R. Jackson, F. Mazzilli and C. E. Saavedra, "A Frequency Tripler using a Subharmonic Mixer and Fundamental Cancellation," *IEEE Transactions on Microwave Theory and Techniques,* to appear in 2009.







BOSTON MA

Frequency Tripler Design





Effect of Phase and Amplitude Mismatch in the Fundamental Cancellation Process



The **phase and amplitude** of the fundamental signal have to be **tuned for maximum** signal **cancellation** at the output.







Frequency Tripler Design – cont'd



CMOS Subharmonic Mixers and Applications



1 GHz

-10 dBm

3 GHz

3 dB

BOSTON MA

30 dB

Output Spectrum





Power Performance



High suppression of the fundamental and other harmonics achieved without on-chip or off-chip filtering.

> IMS 2009 BOSTON MA





Noise Performance



The minimum phasenoise degradation in a multiplier is:

 $20\log(n) = 9.54 \ dB$

for n = 3. In this work, the degradation is:

9.69 dB







Frequency Tripler Demonstration Chip



Input freq.	1 GHz
Output freq.	3 GHz
Fund. Reject.	30 dB
Chip Size	0.80 mm ² incl. pads
DC Power	68 mW (full chip)







Conclusion

- In general, transistor-based SHP mixers can yield good levels of conv. gain: less than a fundamental Gilbert-Cell but higher than a diode SHP mixer
- Excellent LO-to-RF and LO-to-IF isolation obtained due to the internal multiplication of the LO signal.
- By balancing gain and linearity requirements, the P1dB and IP3 points can be optimized in a CMOS SHP mixer
- Novel circuit concepts can be realized by using SHP mixers such as odd-order multipliers







Acknowledgements

Graduate Students:

- Brad Jackson, Ph.D. student
- Francesco Mazzilli, M.Sc. student

Funding Organizations:

- CMC Microsystems (IC fabrication grants)
- Natural Sciences and Engineering Research Council of Canada (NSERC)
- Ontario Ministry of Training, Colleges and Universities







About the speaker:

Carlos Saavedra received the Ph.D. and M.Sc. degrees from Cornell University and the B.Sc. degree from the University of Virginia. From 1998-2000 he was with Millitech Corporation and in the year 2000 he joined Queen's University where he is now Associate Professor of Electrical and Computer Engineering and the Coordinator of Graduate Studies. Prof. Saavedra is a member of the Technical Program Committee of the IEEE RFIC Symposium and serves as a reviewer for several journals, including the IEEE T-MTT, IEEE MWCL, IEEE TCAS-II and Electronics Letters. He is a Senior Member of the IEEE.

http://post.queensu.ca/~saavedra/



CMOS Subharmonic Mixers and Applications



References

- 1. T. H. Teo, W. G. Yeoh, "Low-Power Short-Range Radio CMOS Subharmonic RF Front-End Using CG-CS LNA," *IEEE Trans. Circuits and Systems II: Express Briefs*, Vol. 55, No. 7, pp. 658-662, July 2008.
- 2. R. H. Kodkani and L. E. Larson, "A 24 GHz CMOS Passive Subharmonic Mixer/Downconverter for Zero-IF Applications," *IEEE Trans. Microwave Theory and Tech.*, Vol. 56, No. 5, pp. 1247-1256, May 2008.
- 3. Z. Zhaofeng, L. Tsui, C. Zhiheng and J. Lau, "A CMOS Self-Mixing-Free Front-End for Direct Conversion Applications," *IEEE International Symposium on Circuits and Systems,* pp. 386-389, Sydney, Australia, May 2001.
- 4. K. Nimmagadda and G. Rebeiz, "A 1.9 GHz Double-Balanced Subharmonic Mixer for Direct Conversion Receivers," *IEEE RFIC Symposium*, pp. 253-256, 2001.
- 5. B. R. Jackson and C. E. Saavedra, "A CMOS Subharmonic Mixer with Active Input and Output Baluns," *Microwave and Optical Technology Letters,* Vol. 48, No. 12, pp. 2472-2478, December 2006.
- 6. B. R. Jackson, F. Mazzilli and C. E. Saavedra, "A Frequency Tripler using a Subharmonic Mixer and Fundamental Cancellation," *IEEE Transactions on Microwave Theory and Techniques,* to appear in 2009.
- 7. B. R. Jackson and C. E. Saavedra, "A CMOS Ku Band 4X Subharmonic Mixer," *IEEE Journal of Solid-State Circuits*, Vol. 43, No. 6, pp. 1351-1359, June 2008.

